Skip to content

Commit

Permalink
add ap_start port to PC module - had not used this before as we had u…
Browse files Browse the repository at this point in the history
…sed ap_cntr_none
  • Loading branch information
Anders Ryd committed Jun 7, 2024
1 parent 8eae0d0 commit 2b3be95
Showing 1 changed file with 2 additions and 0 deletions.
2 changes: 2 additions & 0 deletions WriteVHDLSyntax.py
Original file line number Diff line number Diff line change
Expand Up @@ -1463,6 +1463,8 @@ def writeProcControlSignalPorts(module,first_of_type):
string_ctrl_ports += " ap_clk => clk,\n"
string_ctrl_ports += " ap_rst => reset,\n"
#FIXME Special case as the PC_start is use also for VMSMER
if (module.mtype_short()=="PC") :
string_ctrl_ports += " ap_start => "+module.inst+"_start,\n"
if (module.mtype_short()!="PC" and module.mtype_short()!="VMSMER") :
string_ctrl_ports += " ap_start => "+module.inst+"_start,\n"
string_ctrl_ports += " ap_idle => open,\n"
Expand Down

0 comments on commit 2b3be95

Please sign in to comment.