Skip to content

Issues: silagokth/vesyla-suite-4

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

11 Open 5 Closed
11 Open 5 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Collect statistics and generate cost metrics enhancement New feature or request
#16 opened Feb 28, 2025 by herenvarno
@PaulDelestrac
Generating simulation configuration in vs-component enhancement New feature or request
#15 opened Feb 28, 2025 by herenvarno
@PaulDelestrac
migrate testcases enhancement New feature or request
#14 opened Feb 20, 2025 by herenvarno
@herenvarno @PaulDelestrac
Verification of compiler enhancement New feature or request
#13 opened Feb 20, 2025 by herenvarno MLIR based compiler done
@PaulDelestrac
Lower CIDFG to PASM/CSTR IR enhancement New feature or request
#12 opened Feb 20, 2025 by herenvarno MLIR based compiler done
@herenvarno @PaulDelestrac
Design IR to represent PASM and CSTR enhancement New feature or request
#11 opened Feb 20, 2025 by herenvarno MLIR based compiler done
@herenvarno @PaulDelestrac
Link CIR (clang IR) as frontend and lower it to CIDFG enhancement New feature or request
#10 opened Feb 20, 2025 by herenvarno MLIR based compiler done
@herenvarno @PaulDelestrac
Create CIDFG IR enhancement New feature or request
#9 opened Feb 20, 2025 by herenvarno MLIR based compiler done
@herenvarno @PaulDelestrac
MLIR custom Pass and transformation enhancement New feature or request
#8 opened Feb 20, 2025 by herenvarno MLIR based compiler done
@herenvarno
MLIR based compiler front-end and optimization enhancement New feature or request
#5 opened Feb 20, 2025 by herenvarno MLIR based compiler done
@herenvarno @PaulDelestrac
SST based ISA simulator enhancement New feature or request
#4 opened Feb 20, 2025 by herenvarno SST based ISA simulator done
@PaulDelestrac
ProTip! What’s not been updated in a month: updated:<2025-02-03.