This repository has been archived by the owner on Aug 17, 2022. It is now read-only.
Add riscv-gvsoc.exp baseboard: target board for gvsoc simulator.#7
Open
EnricoTabanelli wants to merge 1 commit intoriscvarchive:riscv-dejagnu-1.6from EEESlab:riscv-dejagnu-1.6-upstream
+29
