Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

implement mtvt CSR to support CLIC vectored mode #119

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

implement mtvt CSR to support CLIC vectored mode #119

wants to merge 1 commit into from

Conversation

Maleehaakbar
Copy link

@Maleehaakbar Maleehaakbar commented Dec 3, 2024 •
edited
Loading

  1. Implement mtvt to provide support of CLIC vectored mode in RV32 architecture.
  2. Following renode console shows support of MTVT CSR .So that firmware that uses CLIC vectored mode can be run and tested on renode. It is tested on zephyr for andes based RV32 SoC.
    Screenshot from 2024-12-04 01-07-35
    3.Required support is also added in tlib.
    Add support for mtvt CSR in RISCV32 architecture antmicro/tlib#17

@CLAassistant
Copy link

CLAassistant commented Dec 3, 2024 •
edited
Loading

CLA assistant check
All committers have signed the CLA.

This was referenced Dec 3, 2024
Open
Open
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@Maleehaakbar @CLAassistant