Skip to content
View gchinna's full-sized avatar

Block or report gchinna

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. uvm-1.2 uvm-1.2 Public

    uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz

    SystemVerilog 22 9

  2. ahb_pkg ahb_pkg Public

    AHB package with UVM master and slave agents.

    SystemVerilog 6 1

  3. dynrama-sv dynrama-sv Public

    DYNamic RAndom Memory Allocator SystemVerilog Model

    SystemVerilog 4

  4. csh2bash csh2bash Public

    csh to bash script converter.

    Python 2 3

  5. open-register-design-tool open-register-design-tool Public

    Forked from Juniper/open-register-design-tool

    Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

    Verilog 1

  6. sva sva Public

    SystemVerilog Assertions

    SystemVerilog 1