Shorne cores 20240824 #19
Open
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This ads a new utility to detect a clock posEdge.
A new module used by mor1kx-generic to provide OpenRISC instruction traces in verilator. Link: https://github.com/stffrdhrn/mor1kx-generic
|
Hi @olofk , these are two core updates. I understand if you don't think or1ksim_trace belongs in this official repo and all. I would appreciate you having a look. |
Has fixes for verilator and new parameters to allow configuraing core synth options via fusesoc command line params.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
These are a few cores I have created recently to get openrisc instruction traces working with Verilator. These are used in mor1kx-generic with:
Note, with icarus backend there is a monitor Verilog module that does this using Verilog system tasks/functions.