Skip to content

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

License

Notifications You must be signed in to change notification settings

el3ctrician/vscode-terosHDL

This branch is up to date with TerosTechnology/vscode-terosHDL:dev.

Folders and files

NameName
Last commit message
Last commit date

Latest commit

0edc166 · Feb 8, 2025
Feb 6, 2025
Sep 21, 2024
Nov 3, 2024
Sep 21, 2024
Sep 21, 2024
Sep 21, 2024
Sep 21, 2024
Oct 20, 2024
Sep 21, 2024
Sep 21, 2024
Feb 6, 2025
Sep 21, 2024
Sep 27, 2024
Sep 21, 2024
Dec 30, 2024
Sep 21, 2024
Nov 3, 2024
Sep 21, 2024
Feb 8, 2025
Nov 3, 2024
Sep 21, 2024
Sep 21, 2024
Oct 20, 2024
Sep 21, 2024
Nov 3, 2024
Sep 21, 2024

Repository files navigation

Current Version Install Count Download Count vscode-TerosHDL documentation

TerosHDL

Check the full documentation: https://terostechnology.github.io

The goal of TerosHDL is to provide an open source toolbox for HDL devlopers with functionalities commonly used by software developers. The toolbox consist in a bunch of tools and on top of them is the VSCode plugin. Some tools are developed by Teros Technology organization and others come from open source proyects. All the tools are organized in different backends and exposed to the GUI with the plugin.

The toolbox tries to be as much self-contained as possible and simplify the installation process. Features:

  • Simulators and tools support: Raptor, Vivado, ModelSim, GHDL, Verilator, Icarus, VCS, Yosys, VUnit, cocotb, Diamond, Icestorm, ISE, Quartus, Radiant, Spyglass, Symbiflow, Trellis, Xcelium... and more!
  • Go to definition.
  • Hover.
  • Hiterachy viewer.
  • Dependencies viewer.
  • Syntax highlighting.
  • Template generator.
  • Automatic documentation.
  • Verilog/SV schematic viewer.
  • Errors linter.
  • Style linter: Verible.
  • Code formatting.
  • State machine viewer.
  • State machine designer.
  • Code snippets and grammar.

TerosHDL

Development

if you want to contribute with a bug fix or new feature implementation you can use the following steps:

  1. make fork
  2. git clone [FORK URL]
  3. cd vscode-terosHDL
  4. git checkout dev this should put you on dev branch where we do development
  5. npm install

now you can start coding. Tests can be run using npm run test once you are done you can open a pull request!

Managed by

Sponsor

This project was funded through the NGI Assure Fund, a fund established by NLnet with financial support from the European Commission's Next Generation Internet programme, under the aegis of DG Communications Networks, Content and Technology under grant agreement No 957073.

About

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • VHDL 40.5%
  • JavaScript 23.7%
  • TypeScript 20.3%
  • HTML 12.6%
  • Python 2.2%
  • CSS 0.3%
  • Other 0.4%