Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Deepin-Kernel-SIG] [linux-6.6.y] [Upstream] small fix for riscv-dts #402

Merged
merged 4 commits into from
Sep 6, 2024

Conversation

opsiff
Copy link
Member

@opsiff opsiff commented Sep 4, 2024

riscv: dts: starfive: add assigned-clock* to limit frquency
riscv: dts: starfive: Add JH7110 PWM-DAC support
riscv: dts: starfive: Add the nodes and pins of I2Srx/I2Stx0/I2Stx1
riscv: dts: starfive: pinfunc: Fix the pins name of I2STX1

SFxingyuwu and others added 4 commits September 4, 2024 17:15
mainline inclusion
from mainline-v6.7-rc1

These pins are actually I2STX1 clock input, not I2STX0,
so their names should be changed.

Signed-off-by: Xingyu Wu <[email protected]>
Reviewed-by: Walker Chen <[email protected]>
Acked-by: Rob Herring <[email protected]>
Signed-off-by: Conor Dooley <[email protected]>
(cherry picked from commit 4e1abae)
mainline inclusion
from mainline-v6.7-rc1

Add I2Srx/I2Stx0/I2Stx1 nodes and pins configuration for the
StarFive JH7110 SoC.

Signed-off-by: Xingyu Wu <[email protected]>
Reviewed-by: Walker Chen <[email protected]>
Signed-off-by: Conor Dooley <[email protected]>
(cherry picked from commit 92cfc35)
mainline inclusion
from mainline-v6.7-rc1

Add PWM-DAC support for StarFive JH7110 SoC.

Reviewed-by: Walker Chen <[email protected]>
Signed-off-by: Hal Feng <[email protected]>
Signed-off-by: Conor Dooley <[email protected]>
(cherry picked from commit be326be)
mainline inclusion
from mainline-v6.7-rc1

In JH7110 SoC, we need to go by-pass mode, so we need add the
assigned-clock* properties to limit clock frquency.

Signed-off-by: William Qiu <[email protected]>
Reviewed-by: Emil Renner Berthing <[email protected]>
Signed-off-by: Conor Dooley <[email protected]>
(cherry picked from commit af57113)
@opsiff opsiff changed the title [Deepin-Kernel-SIG] [Upstream] small fix for riscv-dts [Deepin-Kernel-SIG] [linux-6.6.y] [Upstream] small fix for riscv-dts Sep 4, 2024
@deepin-ci-robot
Copy link

[APPROVALNOTIFIER] This PR is NOT APPROVED

This pull-request has been approved by:
Once this PR has been reviewed and has the lgtm label, please ask for approval from opsiff. For more information see the Code Review Process.

The full list of commands accepted by this bot can be found here.

Needs approval from an approver in each of these files:

Approvers can indicate their approval by writing /approve in a comment
Approvers can cancel approval by writing /approve cancel in a comment

@Avenger-285714 Avenger-285714 merged commit 590f816 into linux-6.6.y Sep 6, 2024
9 of 10 checks passed
@opsiff opsiff deleted the riscv-dts branch September 16, 2024 14:30
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

6 participants