Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[release] add docker image and related document #506

Merged
merged 5 commits into from
Apr 11, 2024
Merged

Conversation

Avimitin
Copy link
Contributor

@Avimitin Avimitin commented Apr 7, 2024

TODO: add workflow file to automatically upload docker image to ghcr.io

@Avimitin
Copy link
Contributor Author

Avimitin commented Apr 7, 2024

@sequencer Please check if anything is missing or useless in the image.

Currently the docker environment contains: ip-emulator with trace functionality, three intrinsic performance cases, riscv32 C gnu toolchains.


buildPhase = ''
cp -v ${./doc.typ} ./doc.typ
jq '.name = "${configName}"' ${elaborateConfigJson} > config.json
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Personally I want to block this PR until we have a standard object model reader flow.
OM is used to generate all metadata from Chisel, it can encode address ranges, uarch configurations.

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

But if omreader takes too much time I think merging this firstly is OK.

'';

docker-layers = scope.callPackage ./docker-layers.nix {
rv32-gcc = pkgsCross.riscv32-embedded.buildPackages.gcc;
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Do we need musl or libc as well?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I would love to use newlib, and modify the sbrk function to make malloc/free work on our new memory bank.

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

ok wait for next PR. We may need some codegen for it

nix/t1/release/doc.typ Outdated Show resolved Hide resolved
Comment on lines +32 to +35
[*Range*], [*Usage*], [*Address Range*],
[0-1G], [Scalar Bank], [0x20000000],
[1-3G], [DDR Bank (512M/bank)], [0x40000000],
[3G-3G+2M], [SRAM Bank (256K/bank 8Banks)], [0xc0000000]
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This should be generated from OM.

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

But Just add TODO for now.

nix/t1/release/doc.typ Outdated Show resolved Hide resolved
nix/t1/release/doc.typ Outdated Show resolved Hide resolved
nix/t1/release/doc.typ Outdated Show resolved Hide resolved
@Avimitin Avimitin force-pushed the t1-release branch 6 times, most recently from 1847c32 to 9f0611d Compare April 10, 2024 15:20
@sequencer sequencer merged commit 5b169ed into master Apr 11, 2024
84 checks passed
@sequencer sequencer deleted the t1-release branch April 11, 2024 06:02
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants