Skip to content

Commit

Permalink
Update configgen
Browse files Browse the repository at this point in the history
  • Loading branch information
@Lucas-Wye
Lucas-Wye committed Jul 26, 2024
2 parents dd16621 + e965109 commit 2dcee7c
Show file tree
Hide file tree
Showing 19 changed files with 866 additions and 1,167 deletions.
346 changes: 173 additions & 173 deletions .github/cases/blastoise/default.json
View file

Large diffs are not rendered by default.

326 changes: 163 additions & 163 deletions .github/cases/machamp/default.json
View file

Large diffs are not rendered by default.

252 changes: 126 additions & 126 deletions .github/cases/sandslash/default.json
View file

Large diffs are not rendered by default.

2 changes: 1 addition & 1 deletion build.sc
View file
Original file line number Diff line number Diff line change
Expand Up @@ -20,7 +20,7 @@ object v {
val scala = "2.13.14"
val mainargs = ivy"com.lihaoyi::mainargs:0.5.0"
val oslib = ivy"com.lihaoyi::os-lib:0.9.1"
val upickle = ivy"com.lihaoyi::upickle:3.1.3"
val upickle = ivy"com.lihaoyi::upickle:3.3.1"
val spire = ivy"org.typelevel::spire:latest.integration"
val evilplot = ivy"io.github.cibotech::evilplot:latest.integration"
}
Expand Down
83 changes: 2 additions & 81 deletions configgen/generated/blastoise.json
View file
Original file line number Diff line number Diff line change
Expand Up @@ -6,86 +6,6 @@
"Zve32f"
],
"t1customInstructions": [],
"lsuBankParameters": [
{
"name": "scalar",
"region": "b00??????????????????????????????",
"beatbyte": 8,
"accessScalar": true
},
{
"name": "ddrBank0",
"region": "b01???????????????????????00?????\nb10???????????????????????00?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank1",
"region": "b01???????????????????????01?????\nb10???????????????????????01?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank2",
"region": "b01???????????????????????10?????\nb10???????????????????????10?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank3",
"region": "b01???????????????????????11?????\nb10???????????????????????11?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank0",
"region": "b11000000000?????????????000?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank1",
"region": "b11000000000?????????????001?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank2",
"region": "b11000000000?????????????010?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank3",
"region": "b11000000000?????????????011?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank4",
"region": "b11000000000?????????????100?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank5",
"region": "b11000000000?????????????101?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank6",
"region": "b11000000000?????????????110?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank7",
"region": "b11000000000?????????????111?????",
"beatbyte": 8,
"accessScalar": false
}
],
"vrfBankSize": 1,
"vrfRamType": "org.chipsalliance.t1.rtl.vrf.RamType.p0rwp1rw",
"vfuInstantiateParameter": {
Expand Down Expand Up @@ -246,7 +166,8 @@
3
]
]
]
],
"zvbbModuleParameters": []
}
},
"generator": "org.chipsalliance.t1.rtl.T1"
Expand Down
83 changes: 2 additions & 81 deletions configgen/generated/machamp.json
View file
Original file line number Diff line number Diff line change
Expand Up @@ -6,86 +6,6 @@
"Zve32x"
],
"t1customInstructions": [],
"lsuBankParameters": [
{
"name": "scalar",
"region": "b00??????????????????????????????",
"beatbyte": 8,
"accessScalar": true
},
{
"name": "ddrBank0",
"region": "b01??????????????????????00??????\nb10??????????????????????00??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank1",
"region": "b01??????????????????????01??????\nb10??????????????????????01??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank2",
"region": "b01??????????????????????10??????\nb10??????????????????????10??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank3",
"region": "b01??????????????????????11??????\nb10??????????????????????11??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank0",
"region": "b11000000000????????????000??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank1",
"region": "b11000000000????????????001??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank2",
"region": "b11000000000????????????010??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank3",
"region": "b11000000000????????????011??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank4",
"region": "b11000000000????????????100??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank5",
"region": "b11000000000????????????101??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank6",
"region": "b11000000000????????????110??????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank7",
"region": "b11000000000????????????111??????",
"beatbyte": 8,
"accessScalar": false
}
],
"vrfBankSize": 2,
"vrfRamType": "org.chipsalliance.t1.rtl.vrf.RamType.p0rp1w",
"vfuInstantiateParameter": {
Expand Down Expand Up @@ -230,7 +150,8 @@
]
]
],
"floatModuleParameters": []
"floatModuleParameters": [],
"zvbbModuleParameters": []
}
},
"generator": "org.chipsalliance.t1.rtl.T1"
Expand Down
80 changes: 0 additions & 80 deletions configgen/generated/psyduck.json
View file
Original file line number Diff line number Diff line change
Expand Up @@ -7,86 +7,6 @@
"Zvbb"
],
"t1customInstructions": [],
"lsuBankParameters": [
{
"name": "scalar",
"region": "b00??????????????????????????????",
"beatbyte": 8,
"accessScalar": true
},
{
"name": "ddrBank0",
"region": "b01???????????????????????00?????\nb10???????????????????????00?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank1",
"region": "b01???????????????????????01?????\nb10???????????????????????01?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank2",
"region": "b01???????????????????????10?????\nb10???????????????????????10?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "ddrBank3",
"region": "b01???????????????????????11?????\nb10???????????????????????11?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank0",
"region": "b11000000000?????????????000?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank1",
"region": "b11000000000?????????????001?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank2",
"region": "b11000000000?????????????010?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank3",
"region": "b11000000000?????????????011?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank4",
"region": "b11000000000?????????????100?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank5",
"region": "b11000000000?????????????101?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank6",
"region": "b11000000000?????????????110?????",
"beatbyte": 8,
"accessScalar": false
},
{
"name": "sramBank7",
"region": "b11000000000?????????????111?????",
"beatbyte": 8,
"accessScalar": false
}
],
"vrfBankSize": 1,
"vrfRamType": "org.chipsalliance.t1.rtl.vrf.RamType.p0rwp1rw",
"vfuInstantiateParameter": {
Expand Down
Loading

0 comments on commit 2dcee7c

Please sign in to comment.