Skip to content

Modify FPGA creation for Versal and for 2.0 #312

Modify FPGA creation for Versal and for 2.0

Modify FPGA creation for Versal and for 2.0 #312

Triggered via pull request February 7, 2025 19:35
Status Success
Total duration 10m 38s
Artifacts 1

fpga-image.yml

on: pull_request
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
caliptra-fpga-image
391 MB