.github/workflows/fpga.yml

FPGA Build #3502

Sign in to view logs

Triggered via push February 3, 2025 11:16

leongross

/chipsalliance/caliptra-sw

Status Failure

Total duration –

Artifacts –

This workflow graph cannot be shown

A graph will be generated the next time this workflow is run.

Annotations

1 error

Invalid workflow file: .github/workflows/fpga.yml#L1

Cannot define both `uses` and `steps` at the same time for the following jobs: build_test_binaries