Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add msl to ARMConstantTweak and recognise ldrsw to prevent delocator errors #2177

Merged
merged 9 commits into from
Feb 11, 2025
+1,314 −1,246
Merged

Add msl to ARMConstantTweak and recognise ldrsw to prevent delocator errors #2177

Show file tree
Hide file tree
Changes from 2 commits
Commits
Show all changes
9 commits
Select commit Hold shift + click to select a range
53dc064
add msl to ARMConstantTweak
jakemas Feb 7, 2025
c6d0748
Merge branch 'main' of github.com:jakemas/aws-lc
jakemas Feb 7, 2025
d4b6cb2
added ldrsw fix
jakemas Feb 7, 2025
538337c
learned asmb added test
jakemas Feb 8, 2025
da137bc
test msl
jakemas Feb 8, 2025
6d56652
tab not space
jakemas Feb 8, 2025
f45cf24
Merge branch 'main' into delocator-peg-msl
jakemas Feb 8, 2025
6df1307
updated out
jakemas Feb 8, 2025
b289bd6
Merge branch 'delocator-peg-msl' of github.com:jakemas/aws-lc into de…
jakemas Feb 8, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion util/fipstools/delocate/delocate.peg
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -87,7 +87,7 @@ RegisterOrConstant <- (('%'[[A-Z]][[A-Z0-9]]*) /
('#(' [0-9]+ ')') /
ARMRegister)
![fb:(+\-]
ARMConstantTweak <- ((([us] "xt" [xwhb]) / "lsl" / "lsr" / "ror" / "asr") (WS '#'? Offset)?)/
ARMConstantTweak <- ((([us] "xt" [xwhb]) / "lsl" / "lsr" / "ror" / "asr" / "msl") (WS '#'? Offset)?)/
"mul vl" # multiply offset by the hardware's vector length
ARMRegister <- "sp" / ([xwdqshb] [0-9] [0-9]? !(ARMRegisterBoundary)) / "xzr" / "wzr" / "NZCV" / ARMVectorRegister / SVE2PredicateRegister /
('{' WS? ARMVectorRegister WS? ([,\-] WS? ARMVectorRegister)* WS? '}' ('[' [0-9] [0-9]? ']')? )
Expand Down
Loading
Loading