DOC: update development documentation f516625

ansys · Aug 16, 2024 · b7c8bfc · b7c8bfc
commit b7c8bfc
Show file tree

Hide file tree

Showing 476 changed files with 186,748 additions and 0 deletions.
diff --git a/.nojekyll b/.nojekyll
diff --git a/CNAME b/CNAME
@@ -0,0 +1 @@
+examples.aedt.docs.pyansys.com
diff --git a/index.html b/index.html
@@ -0,0 +1,10 @@
+<!DOCTYPE html>
+<html>
+  <head>
+    <meta charset="utf-8">
+    <title>Redirecting to https://examples.aedt.docs.pyansys.com/version/dev/</title>
+    <meta name="description" content="">
+    <meta http-equiv="refresh" content="0; URL=https://examples.aedt.docs.pyansys.com/version/dev/">
+    <link rel="canonical" href="https://examples.aedt.docs.pyansys.com/version/dev/">
+  </head>
+</html>
diff --git a/version/dev/.buildinfo b/version/dev/.buildinfo
@@ -0,0 +1,4 @@
+# Sphinx build info version 1
+# This file hashes the configuration used when building these files. When it is not found, a full rebuild will be done.
+config: 3f0f38c564911f89e2b473b4704dbec3
+tags: 645f666f9bcd5a90fca523b33c5a78b7
diff --git a/version/dev/_images/bdf.png b/version/dev/_images/bdf.png
diff --git a/version/dev/_images/circuit.png b/version/dev/_images/circuit.png
diff --git a/version/dev/_images/com_eye.png b/version/dev/_images/com_eye.png
diff --git a/version/dev/_images/com_report.png b/version/dev/_images/com_report.png
diff --git a/version/dev/_images/coupling.png b/version/dev/_images/coupling.png
diff --git a/version/dev/_images/emit_hfss.png b/version/dev/_images/emit_hfss.png
diff --git a/version/dev/_images/emit_simple_cosite.png b/version/dev/_images/emit_simple_cosite.png
diff --git a/version/dev/_images/examples_01-HFSS3DLayout_01_power_integrity_34_1.png b/version/dev/_images/examples_01-HFSS3DLayout_01_power_integrity_34_1.png
diff --git a/version/dev/_images/examples_01-HFSS3DLayout_01_power_integrity_34_2.png b/version/dev/_images/examples_01-HFSS3DLayout_01_power_integrity_34_2.png
diff --git a/...ev/_images/examples_01-HFSS3DLayout_04_pre_layout_sma_connector_on_pcb_22_0.png b/...ev/_images/examples_01-HFSS3DLayout_04_pre_layout_sma_connector_on_pcb_22_0.png
diff --git a/...ev/_images/examples_01-HFSS3DLayout_04_pre_layout_sma_connector_on_pcb_44_1.png b/...ev/_images/examples_01-HFSS3DLayout_04_pre_layout_sma_connector_on_pcb_44_1.png
diff --git a/...ev/_images/examples_01-HFSS3DLayout_04_pre_layout_sma_connector_on_pcb_63_1.png b/...ev/_images/examples_01-HFSS3DLayout_04_pre_layout_sma_connector_on_pcb_63_1.png
diff --git a/version/dev/_images/examples_01-HFSS3DLayout_06_ipc2581_export_9_1.png b/version/dev/_images/examples_01-HFSS3DLayout_06_ipc2581_export_9_1.png
diff --git a/version/dev/_images/examples_01-HFSS3DLayout_07_import_gds_22_0.png b/version/dev/_images/examples_01-HFSS3DLayout_07_import_gds_22_0.png
diff --git a/version/dev/_images/examples_01-Modeling-Setup_Optimetrics_11_2.png b/version/dev/_images/examples_01-Modeling-Setup_Optimetrics_11_2.png
diff --git a/version/dev/_images/examples_02-HFSS_Array_26_1.png b/version/dev/_images/examples_02-HFSS_Array_26_1.png
diff --git a/version/dev/_images/examples_02-HFSS_Array_26_2.png b/version/dev/_images/examples_02-HFSS_Array_26_2.png
diff --git a/version/dev/_images/examples_02-HFSS_Array_33_1.png b/version/dev/_images/examples_02-HFSS_Array_33_1.png
diff --git a/version/dev/_images/examples_02-HFSS_Array_35_0.png b/version/dev/_images/examples_02-HFSS_Array_35_0.png
diff --git a/version/dev/_images/examples_02-HFSS_Array_36_0.png b/version/dev/_images/examples_02-HFSS_Array_36_0.png
diff --git a/version/dev/_images/examples_02-HFSS_Array_38_1.png b/version/dev/_images/examples_02-HFSS_Array_38_1.png
diff --git a/version/dev/_images/examples_02-HFSS_Create_3d_Component_and_use_it_38_2.png b/version/dev/_images/examples_02-HFSS_Create_3d_Component_and_use_it_38_2.png
diff --git a/version/dev/_images/examples_02-HFSS_Flex_CPWG_35_2.png b/version/dev/_images/examples_02-HFSS_Flex_CPWG_35_2.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Choke_29_2.png b/version/dev/_images/examples_02-HFSS_HFSS_Choke_29_2.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Dipole_19_2.png b/version/dev/_images/examples_02-HFSS_HFSS_Dipole_19_2.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Dipole_31_1.png b/version/dev/_images/examples_02-HFSS_HFSS_Dipole_31_1.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Dipole_31_2.png b/version/dev/_images/examples_02-HFSS_HFSS_Dipole_31_2.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Dipole_37_1.png b/version/dev/_images/examples_02-HFSS_HFSS_Dipole_37_1.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Dipole_39_2.png b/version/dev/_images/examples_02-HFSS_HFSS_Dipole_39_2.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Dipole_41_1.png b/version/dev/_images/examples_02-HFSS_HFSS_Dipole_41_1.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Dipole_45_1.png b/version/dev/_images/examples_02-HFSS_HFSS_Dipole_45_1.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Spiral_29_2.png b/version/dev/_images/examples_02-HFSS_HFSS_Spiral_29_2.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Spiral_37_1.png b/version/dev/_images/examples_02-HFSS_HFSS_Spiral_37_1.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_Spiral_37_2.png b/version/dev/_images/examples_02-HFSS_HFSS_Spiral_37_2.png
diff --git a/version/dev/_images/examples_02-HFSS_HFSS_eigenmode_21_1.png b/version/dev/_images/examples_02-HFSS_HFSS_eigenmode_21_1.png
diff --git a/version/dev/_images/examples_02-HFSS_Probe_Fed_Patch_15_1.png b/version/dev/_images/examples_02-HFSS_Probe_Fed_Patch_15_1.png
diff --git a/version/dev/_images/examples_02-HFSS_Waveguide_Filter_31_1.png b/version/dev/_images/examples_02-HFSS_Waveguide_Filter_31_1.png
diff --git a/version/dev/_images/examples_02-HFSS_Waveguide_Filter_33_1.png b/version/dev/_images/examples_02-HFSS_Waveguide_Filter_33_1.png
diff --git a/version/dev/_images/examples_02-SBR+_SBR_City_Import_15_2.png b/version/dev/_images/examples_02-SBR+_SBR_City_Import_15_2.png
diff --git a/version/dev/_images/examples_02-SBR+_SBR_Doppler_Example_27_2.png b/version/dev/_images/examples_02-SBR+_SBR_Doppler_Example_27_2.png
diff --git a/version/dev/_images/examples_02-SBR+_SBR_Example_17_2.png b/version/dev/_images/examples_02-SBR+_SBR_Example_17_2.png
diff --git a/version/dev/_images/examples_02-SBR+_SBR_Example_17_5.png b/version/dev/_images/examples_02-SBR+_SBR_Example_17_5.png
diff --git a/version/dev/_images/examples_02-SBR+_SBR_Example_23_1.png b/version/dev/_images/examples_02-SBR+_SBR_Example_23_1.png
diff --git a/version/dev/_images/examples_02-SBR+_SBR_Example_23_2.png b/version/dev/_images/examples_02-SBR+_SBR_Example_23_2.png
diff --git a/version/dev/_images/examples_02-SBR+_SBR_Time_Plot_20_2.png b/version/dev/_images/examples_02-SBR+_SBR_Time_Plot_20_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_28_1.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_28_1.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_32_1.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_32_1.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_34_1.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_34_1.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_44_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_DCConduction_44_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_PMSynchronousMotor_85_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_PMSynchronousMotor_85_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_17_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_17_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_25_1.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_25_1.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_27_1.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_27_1.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_27_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell2D_Transient_27_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell3DTeam7_43_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell3DTeam7_43_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell3D_Choke_29_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell3D_Choke_29_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell3D_Team3_bath_plate_25_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell3D_Team3_bath_plate_25_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell3D_Team3_bath_plate_41_0.png b/version/dev/_images/examples_03-Maxwell_Maxwell3D_Team3_bath_plate_41_0.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell3D_Team3_bath_plate_41_1.png b/version/dev/_images/examples_03-Maxwell_Maxwell3D_Team3_bath_plate_41_1.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell_Conductor_18_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell_Conductor_18_2.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell_Control_Program_22_1.png b/version/dev/_images/examples_03-Maxwell_Maxwell_Control_Program_22_1.png
diff --git a/version/dev/_images/examples_03-Maxwell_Maxwell_Control_Program_22_2.png b/version/dev/_images/examples_03-Maxwell_Maxwell_Control_Program_22_2.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_15_2.png b/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_15_2.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_23_2.png b/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_23_2.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_35_2.png b/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_35_2.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_38_2.png b/version/dev/_images/examples_04-Icepak_icepak_3d_components_example_38_2.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_csv_import_21_0.jpg b/version/dev/_images/examples_04-Icepak_icepak_csv_import_21_0.jpg
diff --git a/version/dev/_images/examples_04-Icepak_icepak_ecad_import_23_2.png b/version/dev/_images/examples_04-Icepak_icepak_ecad_import_23_2.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_12_2.png b/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_12_2.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_12_5.png b/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_12_5.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_45_1.png b/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_45_1.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_53_1.png b/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_53_1.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_56_0.png b/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_56_0.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_58_1.png b/version/dev/_images/examples_04-Icepak_icepak_graphic_card_example_58_1.png
diff --git a/version/dev/_images/examples_04-Icepak_icepak_sherlock_example_33_2.png b/version/dev/_images/examples_04-Icepak_icepak_sherlock_example_33_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q2D_Example_CPWG_32_1.png b/version/dev/_images/examples_05-Q3D_Q2D_Example_CPWG_32_1.png
diff --git a/version/dev/_images/examples_05-Q3D_Q2D_Example_CPWG_32_2.png b/version/dev/_images/examples_05-Q3D_Q2D_Example_CPWG_32_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q2D_Example_Stripline_41_1.png b/version/dev/_images/examples_05-Q3D_Q2D_Example_Stripline_41_1.png
diff --git a/version/dev/_images/examples_05-Q3D_Q2D_Example_Stripline_41_2.png b/version/dev/_images/examples_05-Q3D_Q2D_Example_Stripline_41_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_DC_IR_26_2.png b/version/dev/_images/examples_05-Q3D_Q3D_DC_IR_26_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_DC_IR_34_1.png b/version/dev/_images/examples_05-Q3D_Q3D_DC_IR_34_1.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_Example_Busbars_12_2.png b/version/dev/_images/examples_05-Q3D_Q3D_Example_Busbars_12_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_Example_Busbars_26_1.png b/version/dev/_images/examples_05-Q3D_Q3D_Example_Busbars_26_1.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_Example_Busbars_26_2.png b/version/dev/_images/examples_05-Q3D_Q3D_Example_Busbars_26_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_21_2.png b/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_21_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_29_1.png b/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_29_1.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_29_2.png b/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_29_2.png
diff --git a/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_29_3.png b/version/dev/_images/examples_05-Q3D_Q3D_from_EDB_29_3.png
diff --git a/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_45_2.png b/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_45_2.png
diff --git a/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_47_1.png b/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_47_1.png
diff --git a/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_51_1.png b/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_51_1.png
diff --git a/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_51_2.png b/version/dev/_images/examples_06-Multiphysics_Hfss_Icepak_Coupling_51_2.png
diff --git a/version/dev/_images/examples_06-Multiphysics_Hfss_Mechanical_28_2.png b/version/dev/_images/examples_06-Multiphysics_Hfss_Mechanical_28_2.png
diff --git a/version/dev/_images/examples_06-Multiphysics_MRI_20_2.png b/version/dev/_images/examples_06-Multiphysics_MRI_20_2.png
diff --git a/version/dev/_images/examples_06-Multiphysics_MRI_36_2.png b/version/dev/_images/examples_06-Multiphysics_MRI_36_2.png
diff --git a/version/dev/_images/examples_06-Multiphysics_MRI_50_1.png b/version/dev/_images/examples_06-Multiphysics_MRI_50_1.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_AMI_19_0.png b/version/dev/_images/examples_07-Circuit_Circuit_AMI_19_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_AMI_23_0.png b/version/dev/_images/examples_07-Circuit_Circuit_AMI_23_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_AMI_25_0.png b/version/dev/_images/examples_07-Circuit_Circuit_AMI_25_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_AMI_27_0.png b/version/dev/_images/examples_07-Circuit_Circuit_AMI_27_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_AMI_33_0.png b/version/dev/_images/examples_07-Circuit_Circuit_AMI_33_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_AMI_35_0.png b/version/dev/_images/examples_07-Circuit_Circuit_AMI_35_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_Example_25_0.png b/version/dev/_images/examples_07-Circuit_Circuit_Example_25_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_Transient_21_1.png b/version/dev/_images/examples_07-Circuit_Circuit_Transient_21_1.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_Transient_21_2.png b/version/dev/_images/examples_07-Circuit_Circuit_Transient_21_2.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_Transient_23_1.png b/version/dev/_images/examples_07-Circuit_Circuit_Transient_23_1.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_Transient_27_0.png b/version/dev/_images/examples_07-Circuit_Circuit_Transient_27_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Circuit_Transient_27_1.png b/version/dev/_images/examples_07-Circuit_Circuit_Transient_27_1.png
diff --git a/version/dev/_images/examples_07-Circuit_Results_11_0.jpg b/version/dev/_images/examples_07-Circuit_Results_11_0.jpg
diff --git a/version/dev/_images/examples_07-Circuit_Results_13_0.jpg b/version/dev/_images/examples_07-Circuit_Results_13_0.jpg
diff --git a/version/dev/_images/examples_07-Circuit_Results_15_0.jpg b/version/dev/_images/examples_07-Circuit_Results_15_0.jpg
diff --git a/version/dev/_images/examples_07-Circuit_Results_17_0.jpg b/version/dev/_images/examples_07-Circuit_Results_17_0.jpg
diff --git a/version/dev/_images/examples_07-Circuit_Results_18_0.jpg b/version/dev/_images/examples_07-Circuit_Results_18_0.jpg
diff --git a/version/dev/_images/examples_07-Circuit_Results_9_0.jpg b/version/dev/_images/examples_07-Circuit_Results_9_0.jpg
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_0.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_1.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_1.png
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_2.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_2.png
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_3.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_7_3.png
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_0.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_0.png
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_1.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_1.png
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_2.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_2.png
diff --git a/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_3.png b/version/dev/_images/examples_07-Circuit_Touchstone_Management_9_3.png
diff --git a/...v/_images/examples_twin_builder_dynamic_rom_creation_and_visualization_37_2.png b/...v/_images/examples_twin_builder_dynamic_rom_creation_and_visualization_37_2.png
diff --git a/...v/_images/examples_twin_builder_dynamic_rom_creation_and_visualization_38_2.png b/...v/_images/examples_twin_builder_dynamic_rom_creation_and_visualization_38_2.png
diff --git a/...v/_images/examples_twin_builder_dynamic_rom_creation_and_visualization_39_0.png b/...v/_images/examples_twin_builder_dynamic_rom_creation_and_visualization_39_0.png
diff --git a/version/dev/_images/examples_twin_builder_rc_circuit_22_1.png b/version/dev/_images/examples_twin_builder_rc_circuit_22_1.png
diff --git a/version/dev/_images/examples_twin_builder_rc_circuit_22_2.png b/version/dev/_images/examples_twin_builder_rc_circuit_22_2.png
diff --git a/version/dev/_images/examples_twin_builder_wiring_rectifier_35_1.png b/version/dev/_images/examples_twin_builder_wiring_rectifier_35_1.png
diff --git a/version/dev/_images/examples_twin_builder_wiring_rectifier_36_1.png b/version/dev/_images/examples_twin_builder_wiring_rectifier_36_1.png
diff --git a/version/dev/_images/ldf.png b/version/dev/_images/ldf.png
diff --git a/version/dev/_images/pre_layout_sma_connector_on_pcb.png b/version/dev/_images/pre_layout_sma_connector_on_pcb.png
diff --git a/version/dev/_images/rectifier.png b/version/dev/_images/rectifier.png
diff --git a/version/dev/_images/spectrum_plot.png b/version/dev/_images/spectrum_plot.png
diff --git a/version/dev/_images/wgf.png b/version/dev/_images/wgf.png
diff --git a/version/dev/_sources/examples/01-HFSS3DLayout/01_power_integrity.py.txt b/version/dev/_sources/examples/01-HFSS3DLayout/01_power_integrity.py.txt
@@ -0,0 +1,224 @@
+# # HFSS 3D Layout: Power Integrity Analysis
+# This example shows how to use the electronics database (EDB) for power integrity analysis. The 
+# EDB will be loaded into HFSS 3D Layout for analysis and post-processing.
+#
+# - Set up EDB
+#
+#     - Assign S-parameter model to components
+#     - Create pin groups
+#     - Create ports
+#     - Create SIwave SYZ anaylsis
+#     - Create cutout
+#
+# - Import EDB into HFSS 3D Layout
+#
+#     - Analyze
+#     - Plot $Z_{11}$
+
+# ## Preparation
+# Import the required packages
+
+# +
+import os
+import json
+import tempfile
+import time
+from pyaedt import Edb
+from pyaedt import Hfss3dLayout
+from pyaedt.downloads import download_file
+# -
+
+# Set constant values
+
+AEDT_VERSION = "2024.2"
+NG_MODE = False
+
+
+# Download the example PCB data.
+
+temp_folder = tempfile.TemporaryDirectory(suffix=".ansys")
+aedb = download_file(
+    source="edb/ANSYS-HSD_V1.aedb", destination=temp_folder.name
+)
+download_file(
+    source="touchstone", name="GRM32_DC0V_25degC_series.s2p", destination=temp_folder.name
+)
+
+# ## Create a configuration file
+# In this example, we are going to use a configuration file to set up the layout for analysis.
+# ### Initialize a dictionary
+# Create an empty dictionary to host all configurations.
+
+cfg = dict()
+
+# In this example, we are going to assign S-parameter models to capacitors. 
+# The first step is to use the "general" key to specify where the S-parameter files can be found.
+
+cfg["general"] = {
+    "s_parameter_library": os.path.join(temp_folder.name, "touchstone")
+}
+
+# ## Assign model to capactitors. 
+# In this example, the model "GRM32_DC0V_25degC_series.s2p" is assigned to capacitors C3 and C4, which share the same component part number.
+# When "apply_to_all" is ``True``, all components having the part number "CAPC3216X180X20ML20" will be assigned the S-parameter model. 
+
+cfg["s_parameters"] = [
+    {
+        "name": "GRM32_DC0V_25degC_series",
+        "component_definition": "CAPC0603X33X15LL03T05",
+        "file_path": "GRM32_DC0V_25degC_series.s2p",
+        "apply_to_all": False,
+        "components": ["C110", "C206"],
+        "reference_net": "GND",
+        "reference_net_per_component": {
+            "C110": "GND"
+        }
+    }
+]
+
+# ## Create pin groups.
+# In this example, the listed pins on component U2 are combined into two pin groups. 
+# Pins can be grouped explicitly by the pin name or pin groups can be assigned by net name using the "net" key as shown here:
+
+cfg["pin_groups"] = [
+    {
+        "name": "PIN_GROUP_1",
+        "reference_designator": "U1",
+        "pins": ["AD14", "AD15", "AD16", "AD17"]
+    },
+    {
+        "name": "PIN_GROUP_2",
+        "reference_designator": "U1",
+        "net": "GND"
+    }
+]
+
+# ## Create ports
+# Create a circuit port between the two pin groups just created.
+
+cfg["ports"] = [
+    {
+        "name": "port1",
+        "reference_designator": "U1",
+        "type": "circuit",
+        "positive_terminal": {
+            "pin_group": "PIN_GROUP_1"
+        },
+        "negative_terminal": {
+            "pin_group": "PIN_GROUP_2"
+        }
+    }
+]
+
+# ## Create SIwave SYZ analysis setup
+# Both SIwave and HFSS can be used to run an analysis in the 3D Layout user interface.
+
+cfg["setups"] = [
+    {
+        "name": "siwave_syz",
+        "type": "siwave_syz",
+        "pi_slider_position": 1,
+        "freq_sweep": [
+            {
+                "name": "Sweep1",
+                "type": "Interpolation",
+                "frequencies": [
+                    {
+                        "distribution": "log scale",
+                        "start": 1e6,
+                        "stop": 1e9,
+                        "samples": 20
+                    }
+                ]
+            }
+        ]
+    }
+]
+
+# ## Cutout
+# The following assignments will define the region of the PCB to be cut out for analysis.
+
+cfg["operations"] = {
+    "cutout": {
+        "signal_list": ["1V0"],
+        "reference_list": ["GND"],
+        "extent_type": "ConvexHull",
+        "expansion_size": 0.002,
+        "use_round_corner": False,
+        "output_aedb_path": "",
+        "open_cutout_at_end": True,
+        "use_pyaedt_cutout": True,
+        "number_of_threads": 4,
+        "use_pyaedt_extent_computing": True,
+        "extent_defeature": 0,
+        "remove_single_pin_components": False,
+        "custom_extent": "",
+        "custom_extent_units": "mm",
+        "include_partial_instances": False,
+        "keep_voids": True,
+        "check_terminals": False,
+        "include_pingroups": False,
+        "expansion_factor": 0,
+        "maximum_iterations": 10,
+        "preserve_components_with_model": False,
+        "simple_pad_check": True,
+        "keep_lines_as_path": False
+    }
+}
+
+# ## Save the configuration
+#
+# The configuration file can be saved in JSON format and applied to layout data using the EDB.
+
+pi_json = os.path.join(temp_folder.name, "pi.json")
+with open(pi_json, "w") as f:
+    json.dump(cfg, f, indent=4, ensure_ascii=False)
+
+# ## Load configuration into EDB
+
+# Load configuration from JSON
+
+edbapp = Edb(aedb, edbversion=AEDT_VERSION)
+edbapp.configuration.load(config_file=pi_json)
+edbapp.configuration.run()
+edbapp.save()
+edbapp.close()
+
+# The configured EDB file is saved in a temp folder.
+
+print(temp_folder.name)
+
+# ## Analyze in HFSS 3D Layout
+
+# ### Load edb into HFSS 3D Layout.
+
+h3d = Hfss3dLayout(
+    aedb,
+    version=AEDT_VERSION,
+    non_graphical=NG_MODE,
+    new_desktop=True
+)
+
+# ### Analyze
+
+h3d.analyze()
+
+# ### Plot impedance
+
+solutions = h3d.post.get_solution_data(expressions='Z(port1,port1)')
+solutions.plot()
+
+# ## Shut Down Electronics Desktop
+
+h3d.close_desktop()
+
+# All project files are saved in the folder ``temp_file.dir``. If you've run this example as a Jupyter notbook you 
+# can retrieve those project files. The following cell removes all temporary files, including the project folder.
+
+# ## Cleanup
+#
+# All project files are saved in the folder ``temp_file.dir``. If you've run this example as a Jupyter notbook you 
+# can retrieve those project files. The following cell removes all temporary files, including the project folder.
+
+time.sleep(3)
+temp_folder.cleanup()