-
-
Notifications
You must be signed in to change notification settings - Fork 2.1k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Start building riscv64 platform wheels in CI/CD #10330
Conversation
Build for riscv64 architecture
Codecov ReportAll modified and coverable lines are covered by tests ✅
Additional details and impacted files@@ Coverage Diff @@
## master #10330 +/- ##
=======================================
Coverage 98.77% 98.77%
=======================================
Files 122 122
Lines 37038 37038
Branches 2041 2041
=======================================
Hits 36585 36585
Misses 314 314
Partials 139 139
Flags with carried forward coverage won't be shown. Click here to find out more. ☔ View full report in Codecov by Sentry. |
CodSpeed Performance ReportMerging #10330 will not alter performanceComparing Summary
|
Please add a packaging changelog fragment. Thanks |
This spellcheck thing is failing, do we ignore it? |
Backport to 3.11: 💚 backport PR created✅ Backport PR branch: Backported as #10353 🤖 @patchback |
(cherry picked from commit d3dc087)
Backport to 3.12: 💚 backport PR created✅ Backport PR branch: Backported as #10354 🤖 @patchback |
(cherry picked from commit d3dc087)
…heels in CI/CD (#10354) **This is a backport of PR #10330 as merged into master (d3dc087).** Co-authored-by: E Shattow <[email protected]>
Build for riscv64 architecture
RISC-V 64-bit Little-endian architecture is supported by Ubuntu and Debian Linux distro stable releases expected this year with preview releases already having full support. Alpine Linux has support for riscv64 as of release 3.21; Missing currently is support for riscv64 from the RHEL-based distros.
Add riscv64 architecture to the ci-cd wheel builds to expand software ecosystem support for RISC-V.