Skip to content
View ZhaoCake's full-sized avatar
10 followers · 17 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Highlights

  • Pro

Block or report ZhaoCake

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ZhaoCake/README.md

Welcome to ZhaoCake's GitHub Profile 🎉

Hello! I'm @ZhaoCake 👋

  • 🌟 Interests: I have a passion for calligraphy.
  • 🚀 Learning Focus: Currently learning deep learning and computer vision.
  • 💡 Recent Exploration: I'm exploring neural network acceleration on FPGA and the application of RISC-V architecture.
  • 📬 Contact Me: If you want to make friends or have other inquiries, feel free to email me at [email protected].

🔧 Skills

  • Programming Languages: Python, C, and C++ are commonly used, with other languages also in use.
  • Fields of Interest: RISC-V, FPGA, and AI inference.

📊 GitHub Stats

Zhao Cake's Most used languages

ZhaoCake's GitHub stats

🌐 Contact

Feel free to reach out via email at [email protected].

Pinned Loading

  1. cakemu_rv cakemu_rv Public

    An emulator for RISC-V instruction set. This RiscV emulator Support rv32i till now. And provided a C language bare metal development template for the simulator Developing...

    Rust 1

  2. cakeinfer_fnumpy cakeinfer_fnumpy Public

    打好基础，从numpy开始搭结构，数据和它的位置都弄不清的话还搞什么深度学习。

    Python

  3. simple_rv32core simple_rv32core Public

    Verilog Implementation of a Simple Five Stage Pipeline Riscv32i Instruction Set Processor

    Verilog