From 172f4303474e3bd7483b2255dac7261a58797d69 Mon Sep 17 00:00:00 2001 From: Carlos Serrano Date: Wed, 15 Jul 2020 17:25:25 -0700 Subject: [PATCH] Add digitizer directory as is from LBNL gitlab repository --- digitizer/Makefile | 82 + digitizer/README.md | 60 + digitizer/bom_from_net.py | 73 + digitizer/cmos.txt | 51 + digitizer/cost.txt | 11 + digitizer/cover1.scad | 45 + digitizer/cover2c.scad | 52 + digitizer/covergen.py | 152 ++ digitizer/daq4.pcb | 2365 ++++++++++++++++++ digitizer/digital_pin.py | 159 ++ digitizer/digitizer_01_adda.sch | 2383 ++++++++++++++++++ digitizer/digitizer_02_fmc.sch | 800 +++++++ digitizer/digitizer_03_housekeeping.sch | 2927 +++++++++++++++++++++++ digitizer/digitizer_04_power.sch | 682 ++++++ digitizer/digitizer_digital_pin.txt | 152 ++ digitizer/gafrc | 4 + digitizer/gschem-backend.patch | 26 + digitizer/layout_20170519.sha256sum | 4 + digitizer/make-pads2 | 15 + digitizer/merge.py | 52 + digitizer/netlist_adjust.sed | 13 + digitizer/orderable.py | 52 + digitizer/parts.data | 80 + digitizer/project.gsch2pcb | 3 + digitizer/qr_gen.py | 91 + digitizer/rules.mk | 76 + digitizer/schem.index | 23 + digitizer/template.pcb | 787 ++++++ 28 files changed, 11220 insertions(+) create mode 100644 digitizer/Makefile create mode 100644 digitizer/README.md create mode 100644 digitizer/bom_from_net.py create mode 100644 digitizer/cmos.txt create mode 100644 digitizer/cost.txt create mode 100644 digitizer/cover1.scad create mode 100644 digitizer/cover2c.scad create mode 100644 digitizer/covergen.py create mode 100644 digitizer/daq4.pcb create mode 100644 digitizer/digital_pin.py create mode 100644 digitizer/digitizer_01_adda.sch create mode 100644 digitizer/digitizer_02_fmc.sch create mode 100644 digitizer/digitizer_03_housekeeping.sch create mode 100644 digitizer/digitizer_04_power.sch create mode 100644 digitizer/digitizer_digital_pin.txt create mode 100644 digitizer/gafrc create mode 100644 digitizer/gschem-backend.patch create mode 100644 digitizer/layout_20170519.sha256sum create mode 100644 digitizer/make-pads2 create mode 100644 digitizer/merge.py create mode 100644 digitizer/netlist_adjust.sed create mode 100644 digitizer/orderable.py create mode 100644 digitizer/parts.data create mode 100644 digitizer/project.gsch2pcb create mode 100644 digitizer/qr_gen.py create mode 100644 digitizer/rules.mk create mode 100644 digitizer/schem.index create mode 100644 digitizer/template.pcb diff --git a/digitizer/Makefile b/digitizer/Makefile new file mode 100644 index 0000000..291fc77 --- /dev/null +++ b/digitizer/Makefile @@ -0,0 +1,82 @@ +LINKS=digitizer_05_se2diff.sch digitizer_06_diff2se.sch digitizer_07_thermo_bridge.sch digitizer_08_LDO-B.sch digitizer_09_LT6655-ref.sch digitizer_10_TPS62210-ps.sch digitizer_11_LT1763-ps.sch +SOURCE := $(sort $(wildcard ./digitizer_*.sch)) +SOURCE += $(LINKS) +SOURCE_PDF = $(SOURCE:%.sch=%_sch.pdf) +GEDA_LIBRARY=../../submodules/geda_library +OPENSCAD = openscad + +TOP_SCH = digitizer_01_adda.sch digitizer_02_fmc.sch digitizer_03_housekeeping.sch digitizer_04_power.sch + +TARGET = $(SOURCE_PDF) digitizer_schematics.pdf + +all: $(TARGET) +CLEAN += digitizer_schematics.pdf *.ps partslist3.txt bom.txt bom2.txt digitizer.net digitizer.net1 digitizer.drc orderable.txt digitizer_schematics.pdf parts1.csv merged_xy.csv pads.csv cover2_layers.dat *.stl gnet-pads2.scm +include ./rules.mk + + +links:$(LINKS) + +digitizer_05_se2diff.sch: $(GEDA_LIBRARY)/pcblib/schem/se2diff.sch + ln -s $< $@ +digitizer_06_diff2se.sch:$(GEDA_LIBRARY)/pcblib/schem/diff2se.sch + ln -s $< $@ +digitizer_07_thermo_bridge.sch:$(GEDA_LIBRARY)/pcblib/schem/thermo_bridge.sch + ln -s $< $@ +digitizer_08_LDO-B.sch:$(GEDA_LIBRARY)/pcblib/schem/LDO-B.sch + ln -s $< $@ +digitizer_09_LT6655-ref.sch:$(GEDA_LIBRARY)/pcblib/schem/LT6655-ref.sch + ln -s $< $@ +digitizer_10_TPS62210-ps.sch: $(GEDA_LIBRARY)/pcblib/schem/TPS62110-ps.sch + ln -s $< $@ +digitizer_11_LT1763-ps.sch: $(GEDA_LIBRARY)/pcblib/schem/LT1763-ps.sch + ln -s $< $@ + + +digitizer_schematics.pdf: $(SOURCE_PDF) + pdfunite $^ $@ + +digitizer.drc: $(TOP_SCH) + gnetlist -g drc2 -o $@ $^ + +digitizer_02_fmc.sch: digital_pin.py digitizer_digital_pin.txt + python $^ > $@.$$ && mv $@.$$ $@ + +gnet-pads2.scm: make-pads2 + sh $< + +digitizer.net1: $(TOP_SCH) gnet-pads2.scm + gnetlist -L . -g pads2 $(filter-out gnet-pads2.scm, $^) -o $@ + +# See netlist_adjust.sed for explanation of how the raw gnetlist output needs to be fixed up +digitizer.net: digitizer.net1 + sed -f netlist_adjust.sed < $< > $@ + +partslist3.txt: $(TOP_SCH) + gnetlist -g partslist3 -Oattribs=refdes,device,value,footprint,dielectric,voltage -o $@ $^ +bom.txt: $(TOP_SCH) + gnetlist -g bom -Oattribs=refdes,device,value,footprint,dielectric,voltage -o $@ $^ +bom2.txt: $(TOP_SCH) + gnetlist -g bom2 -Oattribs=refdes,device,value,footprint,dielectric,voltage -o $@ $^ + +orderable.txt: orderable.py partslist3.txt + python $^ > $@ + +# Experimental +parts1.csv: digitizer.net parts.data + python bom_from_net.py > $@ + +pads.csv: PC-379-396-15-C02_DIGITIZER\ BOARD_XY.xlsx + libreoffice --headless --convert-to csv --outdir . "$<" + mv PC-379-396-15-C02_DIGITIZER\ BOARD_XY.csv $@ + +merged_xy.csv: pads.csv parts.data + python merge.py > $@ + +cover2_layers.dat: covergen.py + python $< openscad > $@ + +cover2c.stl: cover2c.scad cover2_layers.dat + $(OPENSCAD) -o $@ $< + +myclean: clean + rm -f $(LINKS) *.pdf diff --git a/digitizer/README.md b/digitizer/README.md new file mode 100644 index 0000000..157abc1 --- /dev/null +++ b/digitizer/README.md @@ -0,0 +1,60 @@ +# LCLS-II LLRF Digitizer Board + +This directory holds the schematics and associated files (but not the layout) +for the LCLS-II LLRF Digitizer Board, currently Rev. 1.1. +It is in gschem format; to work with it you +need [gschem](http://wiki.geda-project.org/geda:gaf) installed. +Tested on [Debian](https://www.debian.org) Jessie or Stretch, where +you simply `apt-get install geda-gschem`. + +![Image of completed board](../../doc/digitizer_top_x.jpg) [block diagram](../../doc/digitizer_block.png) + +The digitizer board features: + +* 8 x transformer-coupled inputs sampled at 95 MS/s (2 x AD9653) +* 2 x transformer-coupled outputs sampled at 190 MS/s (AD9781) +* Input clock source up to 3 GHz (LMK01801, no on-board oscillator) +* Extra clock divider output +* 2 x Pmod digital I/O +* Interface to FPGA via dual-LPC-FMC connectors +* 181.8 x 110 mm, with notch to accommodate Xilinx FMC eval boards +* 4W power dissipation + +## Schematics + +To get PDF versions for reference, +simply `make` in this directory. The result is digitizer_schematics.pdf. + +## Artwork/Gerbers + +Created by Kathy Pham at SLAC using PADS. Latest is 20170519. +The PADS design imports the netlist exported from this gschem design. +These PADS files are _not_ kept in this git repository, but +their SHA256 signatures are kept in the +[layout_20170519.sha256sum](layout_20170519.sha256sum) file in this directory. + +QR-code serial-number overlay Gerbers are generated with `qr_gen.py`. + +## BOM + +Get a copy of the `PC-379-396-15-C02_DIGITIZER BOARD_XY.xlsx` file exported from +the PADS design reference above, and place it in this directory. + +Then `make merged_xy.csv` to merge the actual orderable part numbers (kept here +in the parts.data file) and get a usable xy assembly file for fabrication. + +## Plastic Cover + +One corner of the digitizer (by J3, clock input) has some fragile transformers +very close to where SMA wrenches are used. +It has proved helpful to have a protective cover in place to avoid damage. +This is designed in [OpenSCAD](http://www.openscad.org/) with a process that +matches up its features with the Gerber file; see covergen.py. +The OpenSCAD source file is cover1.scad. +OpenSCAD will export an STL file which is easily 3-D printed. + +## References + + G. Huang, L. R. Doolittle, J. Yang, Y. Xu, +*``Low Noise Digitizer Design for LCLS-II LLRF,''* in NAPAC2016 +[TUPOA40](http://accelconf.web.cern.ch/AccelConf/napac2016/papers/tupoa40.pdf). diff --git a/digitizer/bom_from_net.py b/digitizer/bom_from_net.py new file mode 100644 index 0000000..7df0460 --- /dev/null +++ b/digitizer/bom_from_net.py @@ -0,0 +1,73 @@ +# coding: utf +import re, sys +exact = {} +apprx = {} +pfile = open('parts.data','r').read() +bom_id_set = {} +for line in pfile.split('\n'): + a = line.split(':') + if (len(a) is 2): + d0 = re.sub('[Ω+]','',a[0]) + d = re.sub(' *',' ',d0) + #print d + exact[d]=a[1].strip() + # PADS name + b = re.sub(' *',' ',d0).split(' ') + if len(b)>2: d = b[0]+'_'+b[1]+' '+b[2] + else: d = b[0]+' '+b[1] + d=d.upper() + #print d + #print d+':', a[1].strip() + apprx[d]=a[1].strip() + +def handle_pads(line): + a = line.upper().split() + if len(a) != 2: return + b = a[1].split('@') + if len(b) != 2: return + #print b[0],b[1] + if re.search('DNP',b[0]): return + if b[0] == 'TP025': return + if b[1] == 'ZXCT1009': b[1] = 'SOT23-3' # total hack + d = b[0]+' '+b[1] + order = apprx[d] + #print a[0], order + o = re.sub(' *',' ',order).split(' ') + digikey = o[1] + if '@' in digikey: + (distrib_part,distrib) = digikey.split('@') + if distrib_part == '': distrib_part = o[0] + else: + distrib = 'Digi-Key' + distrib_part = digikey + orderable = ','.join([o[2], o[0], distrib, distrib_part]) + #print a[0],orderable + bom_id = b[0] + if ("CAPACITOR" in bom_id or "RESISTOR" in bom_id) and b[1] != "0603": + #bom_id = bom_id + '_' + b[1] + pass + if orderable not in plist: + plist[orderable] = [] + if bom_id in bom_id_set: + sys.stderr.write("Warning: duplicate bom_id %s\n"%bom_id) + bom_id_set[bom_id] = 1 + plist[orderable].append(a[0]) + psub[orderable] = bom_id + +lfile = open('digitizer.net','r').read() +live = 0 +plist={} +psub={} +for line in lfile.split('\n'): + if len(line)>0: line = line[:-1] + #line.replace(r'\r','') + if line == "*PART*": + live = 1 + continue + if line == "": + live = 0 + if live: + handle_pads(line) + +for p in sorted(plist, key=lambda key: psub[key]): + print ','.join([psub[p], p, str(len(plist[p])), ' '.join(sorted(plist[p]))]) diff --git a/digitizer/cmos.txt b/digitizer/cmos.txt new file mode 100644 index 0000000..861ebe0 --- /dev/null +++ b/digitizer/cmos.txt @@ -0,0 +1,51 @@ +CMOS (mostly SPI) subsystem + All driven via level converters from P2, where P2_VADJ is used + on 74LVC8T245 or 74AVC4T245 CMOS level converter chips. + Note that 74AVC4T245 chips' control pins are referenced to VCC(A). + +All signalling directions listed from the perspective of the peripheral + chip on this board, not the FPGA. + +BMB7 compatibility note: + "TOP" FMC is LPC, connected to HR Kintex banks 13 and 14 + "BOTTOM" FMC is HPC, LPC subset connected to HP Kintex banks 32 and 34 + Top and bottom as drawn with optical links to the left, FMC to the right, + opposite from SLAC's drawings of fmc_carrier_c00 that have FMC to the left. + BMB7-BOTTOM P1 HPC HP (1.8V only) + BMB7-TOP P2 LPC HR (3.3V tolerant) + +U1 LMK01801 3.3V (but will work at 1.8V) + CLK input + DATA input + LE input + +U2,U3 AD9653 1.8V (not 3.3V tolerant) + SCLK input, shared + SYNC input, shared + PDWN input, shared + CSB input, dedicated + SDIO I/O, shared? + +U4 AD9781 3.3V (won't work at 1.8V) + CSB input + SCLK input + SDO output + SDIO input + RESET input + +U15 AMC7823 3.3V (won't work at 1.8V) + SS input + SCLK input + MOSI input + MISO output + +U18 AD7794 3.3V (won't work at 1.8V) + CS input + SCLK input + DIN input + CLK input (optional?) + DOUT output + +U33,U34 TPS62110 12V (will work down to 1.8V) + ENABLE input, shared + SYNC input, shared diff --git a/digitizer/cost.txt b/digitizer/cost.txt new file mode 100644 index 0000000..c0f58b5 --- /dev/null +++ b/digitizer/cost.txt @@ -0,0 +1,11 @@ +As of 2015-08-21 + +Digi-Key BOM/shopping cart creation (based on orderable.txt) is +half-broken, but I can tell that qty. 25 parts cost is $743.42. + + 2 ASP-134604-01 @newark 16.37 +10 TCM4-19+ @minicircuits 2.09 + 2 TCM2-43X+ @minicircuits 3.29 + 1 TCP-2-33W+ @minicircuits 2.99 + +total non-Digi-Key: $63.21 diff --git a/digitizer/cover1.scad b/digitizer/cover1.scad new file mode 100644 index 0000000..bb49c7c --- /dev/null +++ b/digitizer/cover1.scad @@ -0,0 +1,45 @@ +/* Digitizer cover to protect its transformers near J3 and J20 */ +/* Obsolete, see cover2c.scad */ +/* See also covergen.py */ + +/* 5 mm from board to attached SMA connector, which still fits in */ +/* the 7.9 mm cutout for the board-mount SMA connector. */ +/* 7 mm from board to the beginning of the hex section. */ +/* Part is 5.5 mm thick, to avoid slight interference with SMA connectors found with a 6mm thick version. */ + +module cover() +{ + union() { + difference() { + union () { + translate([0, -39.5, 2]) cube([40.5, 39.5, 3.5]); + /* copper pad on board measures 5.8 mm dia */ + translate([37.55,-36.5, 0]) cylinder(r=2.9, h=4, $fn=30); + } + union () { + /* 106.3 mil = 2.7 mm dia hole, tight clearance for 4-40 */ + translate([37.55, -36.5, -1]) cylinder(r=1.5, h=8, $fn=30); + translate([ -1, -11.50, 0]) cube([10.6, 7.7, 8]); /* J3 */ + translate([ -1, -26.75, 0]) cube([10.6, 7.7, 8]); /* J20 */ + translate([ -1, -42.00, 0]) cube([10.6, 7.7, 8]); /* J11 */ + /* TCM4-19 datasheet claims max height 4.06 mm, I measure 3.1 mm */ + translate([11.3, -15.2, 0]) cube([4.2, 4, 4.0]); /* U34 */ + translate([17.3, -15.2, 0]) cube([4.2, 4, 4.0]); /* T1 */ + translate([11.3, -26.0, 0]) cube([4.2, 4, 4.0]); /* T1 */ + translate([39, -24, 1]) mirror(v=[1, 0, 0]) linear_extrude(height = 1.5) { + text("LBNL", size = 6.2, font = "Liberation Sans"); + } + translate([28, -34, 1]) mirror(v=[1, 0, 0]) linear_extrude(height = 1.5) { + text("R3", size = 6.2, font = "Liberation Sans"); + } + } + } + /* these are the stubs supposed to rest on the bare board */ + translate([0, -3.6, 0]) cube([ 9.5, 3.6, 2]); + translate([0, -18.2, 0]) cube([ 9.5, 3.6, 2]); + translate([0, -33.1, 0]) cube([16.0, 5.2, 2]); + translate([25.3, -6.1, 0]) cube([ 9.5, 6.1, 2]); + } +} + +cover(); diff --git a/digitizer/cover2c.scad b/digitizer/cover2c.scad new file mode 100644 index 0000000..21964ee --- /dev/null +++ b/digitizer/cover2c.scad @@ -0,0 +1,52 @@ +/* Digitizer cover to protect its transformers near J3 and J20 */ +/* See below for connection to covergen.py */ + +/* 5 mm from board to attached SMA connector, which still fits in */ +/* the 7.9 mm cutout for the board-mount SMA connector. */ +/* 7 mm from board to the beginning of the hex section. */ +/* Part is 5.5 mm thick, to avoid slight interference with SMA connectors found with a 6mm thick version. */ + +module base_cube(x1, y1, dx, dy, h) +{ + translate([x1, y1, 0]) cube([ dx, dy, h]); +} + +/* Generated by covergen2.py */ +include + +module cover() +{ + union() { + difference() { + union () { + translate([0, -181.5, 2]) cube([40.5, 181.5, 3.5]); + /* copper pad on board measures 5.8 mm dia */ + translate([37.55, -36.50, 0]) cylinder(r=2.9, h=4, $fn=30); + translate([38.69, -77.90, 0]) cylinder(r=2.9, h=4, $fn=30); + translate([32.47,-146.99, 0]) cylinder(r=2.9, h=4, $fn=30); + } + union () { + /* 106.3 mil = 2.7 mm dia hole, tight clearance for 4-40 */ + translate([37.55, -36.50, -1]) cylinder(r=1.5, h=8, $fn=30); + translate([38.69, -77.90, -1]) cylinder(r=1.5, h=8, $fn=30); + translate([32.47,-146.99, -1]) cylinder(r=1.5, h=8, $fn=30); + layer3(); + layer2(); + translate([39, -24, 1]) mirror(v=[1, 0, 0]) linear_extrude(height = 1.5) { + text("LBNL", size = 6.2, font = "Liberation Sans"); + } + translate([28, -34, 1]) mirror(v=[1, 0, 0]) linear_extrude(height = 1.5) { + text("R4", size = 6.2, font = "Liberation Sans"); + } + } + } + layer1(); + } +} + +cover(); + +/* set up the initial view */ +$vpr = [156, 0, 100]; +$vpt = [56, -86, -71]; +$vpd = 140; diff --git a/digitizer/covergen.py b/digitizer/covergen.py new file mode 100644 index 0000000..9ebf7cd --- /dev/null +++ b/digitizer/covergen.py @@ -0,0 +1,152 @@ +# 3D-printed plastic cover for the Digitizer board + +# To test the alignment of its features with the Gerbers of the PCB: +# python covergen.py > foo.pcb && pcb -x gerber foo.pcb && gerbv foo.top.gbr foo.bottom.gbr foo.group2.gbr ref1.gbr ref2.gbr +# where the .gbr files come from Kathy Pham and PADS. + +# To create the 3D model for printing: +# python covergen.py openscad > cover2_layers.dat && openscad cover2c.scad + +use_openscad = False + + +def base_cube(x1, y1, dx, dy, h): + # h is only for compatibility with openscad routine + if use_openscad: + vv = (x1, y1, dx, dy, h) + return ' base_cube(%6.2f, %6.2f, %5.2f, %5.2f, %5.2f);\n' % vv + x1 = x1 + 27.1 + y1 = 16.3 - y1 + x2 = x1 + dx + y2 = y1 - dy + return ''' Polygon("clearpoly") + ( + [%.2fmm %.2fmm] [%.2fmm %.2fmm] [%.2fmm %.2fmm] [%.2fmm %.2fmm] + )''' % (x1, y1, x2, y1, x2, y2, x1, y2) + + +# these are the stubs supposed to rest on the bare board +def layer1(): + r = "" + r += base_cube(0, -3.6, 9.5, 3.6, 2) + r += base_cube(0, -18.2, 9.5, 3.6, 2) + r += base_cube(25.3, -6.1, 9.5, 6.1, 2) + for ix in range(10): + y = -33.10 - 15.24*ix + r += base_cube(0, y, 16.0, 5.2, 2) + return r + + +# stay-clear for transformers +def layer2(): + r = "" + # TCM4-19 datasheet claims max height 4.06 mm, I measure 3.1 mm + r += base_cube(11.3, -15.2, 4.2, 4, 4.0) # U34 + r += base_cube(17.3, -15.2, 4.2, 4, 4.0) # T1 + r += base_cube(11.3, -26.0, 4.2, 4, 4.0) # T2 + for ix in range(9): + y = -39.12 - 15.24*ix + r += base_cube(15.09, y, 4.2, 4.4, 4.0) # UxT1 + r += base_cube(15.09, -178.7, 4.2, 4.4, 4.0) # U13T1 + # These next holes just reduce the amount of material needed for printing + # keep the edge for stiffness + r += base_cube(22.0, -73.0, 15.0, 32.0, 4.0) + r += base_cube(22.0, -143.0, 15.0, 61.0, 4.0) + r += base_cube(22.0, -177.0, 15.0, 26.0, 4.0) + return r + + +# holes for SMA connectors and the mounting screw +def layer3(): + r = "" + # J3 J20 J11 J10 J9 J8 ... + for ix in range(12): + y = -11.52 - 15.24*ix + r += base_cube(-1, y, 10.6, 7.7, 8) # J3 + r += base_cube(-1, -184.16, 10.6, 12.7, 8) # it would break off anyway + # now 3 mounting screws + if not use_openscad: + r += base_cube(37.55-2.1, -36.50-2.1, 4.2, 4.2, 2) + r += base_cube(38.69-2.1, -77.90-2.1, 4.2, 4.2, 2) + r += base_cube(32.47-2.1, -146.99-2.1, 4.2, 4.2, 2) + return r + + +def munge_size(l, xmax, ymax): + if l[0:7] == 'PCB["" ': + return 'PCB["" %.2fmil %.2fmil]' % (xmax, ymax) + else: + return l + + +def get_template(xmax=12000, ymax=10000): + with open("template.pcb", "r") as f: + template = f.read() + lines = template.split('\n') + return "\n".join([munge_size(l, xmax=xmax, ymax=ymax) for l in lines]) + + +def pcb_file(top_items, bot_items, mid_items): + template = get_template(xmax=5236.11, ymax=9638.89) + return template + '''Layer(1 "top" "copper") +( +'''+top_items+''' +) +Layer(2 "ground" "copper") +( +) +Layer(3 "signal2" "copper") +( +'''+mid_items+''' +) +Layer(4 "signal3" "copper") +( +) +Layer(5 "power" "copper") +( +) +Layer(6 "bottom" "copper") +( +'''+bot_items+''' +) +Layer(7 "outline" "copper") +( +) +Layer(8 "spare" "copper") +( +) +Layer(9 "bottom silk" "silk") +( +) +Layer(10 "top silk" "silk") +( +)''' + + +def infogbr(filename, layer='top'): + from os import system + system('pcb -x gerber test.pcb') + f = open('%s.%s.gbr' % (filename, layer)) + s = f.read() + f.close() + return s + + +def gbrcombine(s1, s2): + return '\n'.join(['\n'.join(s1.split('\r\n')[:-2]), s2]) + + +def openscad_file(top_items, bot_items, mid_items): + r = "" + r += "module layer1()\n{\n" + top_items + "}\n\n" + r += "module layer2()\n{\n" + bot_items + "}\n\n" + r += "module layer3()\n{\n" + mid_items + "}\n\n" + return r + +if __name__ == "__main__": + from sys import argv + if len(argv) > 1 and argv[1] == "openscad": + use_openscad = True + print openscad_file(layer1(), layer2(), layer3()) + else: + print pcb_file(layer1(), layer2(), layer3()) diff --git a/digitizer/daq4.pcb b/digitizer/daq4.pcb new file mode 100644 index 0000000..24411d1 --- /dev/null +++ b/digitizer/daq4.pcb @@ -0,0 +1,2365 @@ +# release: pcb 20110918 + +# To read pcb files, the pcb version (or the git source date) must be >= the file version +FileVersion[20070407] + +PCB["" 379921 629921] + +Grid[1968.0 0 0 0] +Cursor[192864 346368 0.000000] +PolyArea[3100.006200] +Thermal[0.500000] +DRC[1000 1000 1000 1000 1500 1000] +Flags("nameonpcb,uniquename,clearnew,snappin") +Groups("1,c:2:3:4:5:6,s:7:8") +Styles["Signal,1000,3600,2000,1000:Power,2500,6000,3500,1000:Fat,4000,6000,3500,1000:Skinny,600,2402,1181,600"] + +Symbol[' ' 1800] +( +) +Symbol['!' 1200] +( + SymbolLine[0 4500 0 5000 800] + SymbolLine[0 1000 0 3500 800] +) +Symbol['"' 1200] +( + SymbolLine[0 1000 0 2000 800] + SymbolLine[1000 1000 1000 2000 800] +) +Symbol['#' 1200] +( + SymbolLine[0 3500 2000 3500 800] + SymbolLine[0 2500 2000 2500 800] + SymbolLine[1500 2000 1500 4000 800] + SymbolLine[500 2000 500 4000 800] +) +Symbol['$' 1200] +( + SymbolLine[1500 1500 2000 2000 800] + SymbolLine[500 1500 1500 1500 800] + SymbolLine[0 2000 500 1500 800] + SymbolLine[0 2000 0 2500 800] + SymbolLine[0 2500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 4000 800] + SymbolLine[1500 4500 2000 4000 800] + SymbolLine[500 4500 1500 4500 800] + SymbolLine[0 4000 500 4500 800] + SymbolLine[1000 1000 1000 5000 800] +) +Symbol['%' 1200] +( + SymbolLine[0 1500 0 2000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1000 1000 800] + SymbolLine[1000 1000 1500 1500 800] + SymbolLine[1500 1500 1500 2000 800] + SymbolLine[1000 2500 1500 2000 800] + SymbolLine[500 2500 1000 2500 800] + SymbolLine[0 2000 500 2500 800] + SymbolLine[0 5000 4000 1000 800] + SymbolLine[3500 5000 4000 4500 800] + SymbolLine[4000 4000 4000 4500 800] + SymbolLine[3500 3500 4000 4000 800] + SymbolLine[3000 3500 3500 3500 800] + SymbolLine[2500 4000 3000 3500 800] + SymbolLine[2500 4000 2500 4500 800] + SymbolLine[2500 4500 3000 5000 800] + SymbolLine[3000 5000 3500 5000 800] +) +Symbol['&' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 1500 0 2500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 3500 1500 2000 800] + SymbolLine[500 5000 1000 5000 800] + SymbolLine[1000 5000 2000 4000 800] + SymbolLine[0 2500 2500 5000 800] + SymbolLine[500 1000 1000 1000 800] + SymbolLine[1000 1000 1500 1500 800] + SymbolLine[1500 1500 1500 2000 800] + SymbolLine[0 3500 0 4500 800] +) +Symbol[''' 1200] +( + SymbolLine[0 2000 1000 1000 800] +) +Symbol['(' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 4500 800] +) +Symbol[')' 1200] +( + SymbolLine[0 1000 500 1500 800] + SymbolLine[500 1500 500 4500 800] + SymbolLine[0 5000 500 4500 800] +) +Symbol['*' 1200] +( + SymbolLine[0 2000 2000 4000 800] + SymbolLine[0 4000 2000 2000 800] + SymbolLine[0 3000 2000 3000 800] + SymbolLine[1000 2000 1000 4000 800] +) +Symbol['+' 1200] +( + SymbolLine[0 3000 2000 3000 800] + SymbolLine[1000 2000 1000 4000 800] +) +Symbol[',' 1200] +( + SymbolLine[0 6000 1000 5000 800] +) +Symbol['-' 1200] +( + SymbolLine[0 3000 2000 3000 800] +) +Symbol['.' 1200] +( + SymbolLine[0 5000 500 5000 800] +) +Symbol['/' 1200] +( + SymbolLine[0 4500 3000 1500 800] +) +Symbol['0' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4000 2000 2000 800] +) +Symbol['1' 1200] +( + SymbolLine[0 1800 800 1000 800] + SymbolLine[800 1000 800 5000 800] + SymbolLine[0 5000 1500 5000 800] +) +Symbol['2' 1200] +( + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2500 800] + SymbolLine[0 5000 2500 2500 800] + SymbolLine[0 5000 2500 5000 800] +) +Symbol['3' 1200] +( + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 2800 1500 2800 800] + SymbolLine[2000 1500 2000 2300 800] + SymbolLine[2000 3300 2000 4500 800] + SymbolLine[2000 3300 1500 2800 800] + SymbolLine[2000 2300 1500 2800 800] +) +Symbol['4' 1200] +( + SymbolLine[0 3500 2000 1000 800] + SymbolLine[0 3500 2500 3500 800] + SymbolLine[2000 1000 2000 5000 800] +) +Symbol['5' 1200] +( + SymbolLine[0 1000 2000 1000 800] + SymbolLine[0 1000 0 3000 800] + SymbolLine[0 3000 500 2500 800] + SymbolLine[500 2500 1500 2500 800] + SymbolLine[1500 2500 2000 3000 800] + SymbolLine[2000 3000 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['6' 1200] +( + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[1500 2800 2000 3300 800] + SymbolLine[0 2800 1500 2800 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 3300 2000 4500 800] +) +Symbol['7' 1200] +( + SymbolLine[500 5000 2500 1000 800] + SymbolLine[0 1000 2500 1000 800] +) +Symbol['8' 1200] +( + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 3700 0 4500 800] + SymbolLine[0 3700 700 3000 800] + SymbolLine[700 3000 1300 3000 800] + SymbolLine[1300 3000 2000 3700 800] + SymbolLine[2000 3700 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 2300 700 3000 800] + SymbolLine[0 1500 0 2300 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 2300 800] + SymbolLine[1300 3000 2000 2300 800] +) +Symbol['9' 1200] +( + SymbolLine[500 5000 2000 3000 800] + SymbolLine[2000 1500 2000 3000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 2500 800] + SymbolLine[0 2500 500 3000 800] + SymbolLine[500 3000 2000 3000 800] +) +Symbol[':' 1200] +( + SymbolLine[0 2500 500 2500 800] + SymbolLine[0 3500 500 3500 800] +) +Symbol[';' 1200] +( + SymbolLine[0 5000 1000 4000 800] + SymbolLine[1000 2500 1000 3000 800] +) +Symbol['<' 1200] +( + SymbolLine[0 3000 1000 2000 800] + SymbolLine[0 3000 1000 4000 800] +) +Symbol['=' 1200] +( + SymbolLine[0 2500 2000 2500 800] + SymbolLine[0 3500 2000 3500 800] +) +Symbol['>' 1200] +( + SymbolLine[0 2000 1000 3000 800] + SymbolLine[0 4000 1000 3000 800] +) +Symbol['?' 1200] +( + SymbolLine[1000 3000 1000 3500 800] + SymbolLine[1000 4500 1000 5000 800] + SymbolLine[0 1500 0 2000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 2000 800] + SymbolLine[1000 3000 2000 2000 800] +) +Symbol['@' 1200] +( + SymbolLine[0 1000 0 4000 800] + SymbolLine[0 4000 1000 5000 800] + SymbolLine[1000 5000 4000 5000 800] + SymbolLine[5000 3500 5000 1000 800] + SymbolLine[5000 1000 4000 0 800] + SymbolLine[4000 0 1000 0 800] + SymbolLine[1000 0 0 1000 800] + SymbolLine[1500 2000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 3000 3500 800] + SymbolLine[3000 3500 3500 3000 800] + SymbolLine[3500 3000 4000 3500 800] + SymbolLine[3500 3000 3500 1500 800] + SymbolLine[3500 2000 3000 1500 800] + SymbolLine[2000 1500 3000 1500 800] + SymbolLine[2000 1500 1500 2000 800] + SymbolLine[4000 3500 5000 3500 800] +) +Symbol['A' 1200] +( + SymbolLine[0 2000 0 5000 800] + SymbolLine[0 2000 700 1000 800] + SymbolLine[700 1000 1800 1000 800] + SymbolLine[1800 1000 2500 2000 800] + SymbolLine[2500 2000 2500 5000 800] + SymbolLine[0 3000 2500 3000 800] +) +Symbol['B' 1200] +( + SymbolLine[0 5000 2000 5000 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[2500 3300 2500 4500 800] + SymbolLine[2000 2800 2500 3300 800] + SymbolLine[500 2800 2000 2800 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2300 800] + SymbolLine[2000 2800 2500 2300 800] +) +Symbol['C' 1200] +( + SymbolLine[700 5000 2000 5000 800] + SymbolLine[0 4300 700 5000 800] + SymbolLine[0 1700 0 4300 800] + SymbolLine[0 1700 700 1000 800] + SymbolLine[700 1000 2000 1000 800] +) +Symbol['D' 1200] +( + SymbolLine[500 1000 500 5000 800] + SymbolLine[1800 1000 2500 1700 800] + SymbolLine[2500 1700 2500 4300 800] + SymbolLine[1800 5000 2500 4300 800] + SymbolLine[0 5000 1800 5000 800] + SymbolLine[0 1000 1800 1000 800] +) +Symbol['E' 1200] +( + SymbolLine[0 2800 1500 2800 800] + SymbolLine[0 5000 2000 5000 800] + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 2000 1000 800] +) +Symbol['F' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 2000 1000 800] + SymbolLine[0 2800 1500 2800 800] +) +Symbol['G' 1200] +( + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[500 1000 2000 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 2000 5000 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[2500 3500 2500 4500 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[1000 3000 2000 3000 800] +) +Symbol['H' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[2500 1000 2500 5000 800] + SymbolLine[0 3000 2500 3000 800] +) +Symbol['I' 1200] +( + SymbolLine[0 1000 1000 1000 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 5000 1000 5000 800] +) +Symbol['J' 1200] +( + SymbolLine[700 1000 1500 1000 800] + SymbolLine[1500 1000 1500 4500 800] + SymbolLine[1000 5000 1500 4500 800] + SymbolLine[500 5000 1000 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 4500 0 4000 800] +) +Symbol['K' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 3000 2000 1000 800] + SymbolLine[0 3000 2000 5000 800] +) +Symbol['L' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 5000 2000 5000 800] +) +Symbol['M' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 1500 3000 800] + SymbolLine[1500 3000 3000 1000 800] + SymbolLine[3000 1000 3000 5000 800] +) +Symbol['N' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 1000 2500 5000 800] + SymbolLine[2500 1000 2500 5000 800] +) +Symbol['O' 1200] +( + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['P' 1200] +( + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2500 800] + SymbolLine[2000 3000 2500 2500 800] + SymbolLine[500 3000 2000 3000 800] +) +Symbol['Q' 1200] +( + SymbolLine[0 1500 0 4500 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1500 1000 800] + SymbolLine[1500 1000 2000 1500 800] + SymbolLine[2000 1500 2000 4000 800] + SymbolLine[1000 5000 2000 4000 800] + SymbolLine[500 5000 1000 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[1000 3500 2000 5000 800] +) +Symbol['R' 1200] +( + SymbolLine[0 1000 2000 1000 800] + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[2500 1500 2500 2500 800] + SymbolLine[2000 3000 2500 2500 800] + SymbolLine[500 3000 2000 3000 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[1300 3000 2500 5000 800] +) +Symbol['S' 1200] +( + SymbolLine[2000 1000 2500 1500 800] + SymbolLine[500 1000 2000 1000 800] + SymbolLine[0 1500 500 1000 800] + SymbolLine[0 1500 0 2500 800] + SymbolLine[0 2500 500 3000 800] + SymbolLine[500 3000 2000 3000 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[2500 3500 2500 4500 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[500 5000 2000 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['T' 1200] +( + SymbolLine[0 1000 2000 1000 800] + SymbolLine[1000 1000 1000 5000 800] +) +Symbol['U' 1200] +( + SymbolLine[0 1000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 1000 2000 4500 800] +) +Symbol['V' 1200] +( + SymbolLine[0 1000 1000 5000 800] + SymbolLine[1000 5000 2000 1000 800] +) +Symbol['W' 1200] +( + SymbolLine[0 1000 0 3000 800] + SymbolLine[0 3000 500 5000 800] + SymbolLine[500 5000 1500 3000 800] + SymbolLine[1500 3000 2500 5000 800] + SymbolLine[2500 5000 3000 3000 800] + SymbolLine[3000 3000 3000 1000 800] +) +Symbol['X' 1200] +( + SymbolLine[0 5000 2500 1000 800] + SymbolLine[0 1000 2500 5000 800] +) +Symbol['Y' 1200] +( + SymbolLine[0 1000 1000 3000 800] + SymbolLine[1000 3000 2000 1000 800] + SymbolLine[1000 3000 1000 5000 800] +) +Symbol['Z' 1200] +( + SymbolLine[0 1000 2500 1000 800] + SymbolLine[0 5000 2500 1000 800] + SymbolLine[0 5000 2500 5000 800] +) +Symbol['[' 1200] +( + SymbolLine[0 1000 500 1000 800] + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 5000 500 5000 800] +) +Symbol['\' 1200] +( + SymbolLine[0 1500 3000 4500 800] +) +Symbol[']' 1200] +( + SymbolLine[0 1000 500 1000 800] + SymbolLine[500 1000 500 5000 800] + SymbolLine[0 5000 500 5000 800] +) +Symbol['^' 1200] +( + SymbolLine[0 1500 500 1000 800] + SymbolLine[500 1000 1000 1500 800] +) +Symbol['_' 1200] +( + SymbolLine[0 5000 2000 5000 800] +) +Symbol['a' 1200] +( + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[2000 3000 2000 4500 800] + SymbolLine[2000 4500 2500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] +) +Symbol['b' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 3500 2000 4500 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] +) +Symbol['c' 1200] +( + SymbolLine[500 3000 2000 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 2000 5000 800] +) +Symbol['d' 1200] +( + SymbolLine[2000 1000 2000 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] +) +Symbol['e' 1200] +( + SymbolLine[500 5000 2000 5000 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[0 4000 2000 4000 800] + SymbolLine[2000 4000 2000 3500 800] +) +Symbol['f' 1000] +( + SymbolLine[500 1500 500 5000 800] + SymbolLine[500 1500 1000 1000 800] + SymbolLine[1000 1000 1500 1000 800] + SymbolLine[0 3000 1000 3000 800] +) +Symbol['g' 1200] +( + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[0 6000 500 6500 800] + SymbolLine[500 6500 1500 6500 800] + SymbolLine[1500 6500 2000 6000 800] + SymbolLine[2000 3000 2000 6000 800] +) +Symbol['h' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 5000 800] +) +Symbol['i' 1000] +( + SymbolLine[0 2000 0 2100 1000] + SymbolLine[0 3500 0 5000 800] +) +Symbol['j' 1000] +( + SymbolLine[500 2000 500 2100 1000] + SymbolLine[500 3500 500 6000 800] + SymbolLine[0 6500 500 6000 800] +) +Symbol['k' 1200] +( + SymbolLine[0 1000 0 5000 800] + SymbolLine[0 3500 1500 5000 800] + SymbolLine[0 3500 1000 2500 800] +) +Symbol['l' 1000] +( + SymbolLine[0 1000 0 4500 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['m' 1200] +( + SymbolLine[500 3500 500 5000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 5000 800] + SymbolLine[2000 3500 2500 3000 800] + SymbolLine[2500 3000 3000 3000 800] + SymbolLine[3000 3000 3500 3500 800] + SymbolLine[3500 3500 3500 5000 800] + SymbolLine[0 3000 500 3500 800] +) +Symbol['n' 1200] +( + SymbolLine[500 3500 500 5000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 5000 800] + SymbolLine[0 3000 500 3500 800] +) +Symbol['o' 1200] +( + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[2000 3500 2000 4500 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['p' 1200] +( + SymbolLine[500 3500 500 6500 800] + SymbolLine[0 3000 500 3500 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 2000 3000 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[2500 3500 2500 4500 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[1000 5000 2000 5000 800] + SymbolLine[500 4500 1000 5000 800] +) +Symbol['q' 1200] +( + SymbolLine[2000 3500 2000 6500 800] + SymbolLine[1500 3000 2000 3500 800] + SymbolLine[500 3000 1500 3000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[0 3500 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] +) +Symbol['r' 1200] +( + SymbolLine[500 3500 500 5000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[1000 3000 2000 3000 800] + SymbolLine[0 3000 500 3500 800] +) +Symbol['s' 1200] +( + SymbolLine[500 5000 2000 5000 800] + SymbolLine[2000 5000 2500 4500 800] + SymbolLine[2000 4000 2500 4500 800] + SymbolLine[500 4000 2000 4000 800] + SymbolLine[0 3500 500 4000 800] + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 2000 3000 800] + SymbolLine[2000 3000 2500 3500 800] + SymbolLine[0 4500 500 5000 800] +) +Symbol['t' 1000] +( + SymbolLine[500 1000 500 4500 800] + SymbolLine[500 4500 1000 5000 800] + SymbolLine[0 2500 1000 2500 800] +) +Symbol['u' 1200] +( + SymbolLine[0 3000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] + SymbolLine[2000 3000 2000 4500 800] +) +Symbol['v' 1200] +( + SymbolLine[0 3000 1000 5000 800] + SymbolLine[2000 3000 1000 5000 800] +) +Symbol['w' 1200] +( + SymbolLine[0 3000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[500 5000 1000 5000 800] + SymbolLine[1000 5000 1500 4500 800] + SymbolLine[1500 3000 1500 4500 800] + SymbolLine[1500 4500 2000 5000 800] + SymbolLine[2000 5000 2500 5000 800] + SymbolLine[2500 5000 3000 4500 800] + SymbolLine[3000 3000 3000 4500 800] +) +Symbol['x' 1200] +( + SymbolLine[0 3000 2000 5000 800] + SymbolLine[0 5000 2000 3000 800] +) +Symbol['y' 1200] +( + SymbolLine[0 3000 0 4500 800] + SymbolLine[0 4500 500 5000 800] + SymbolLine[2000 3000 2000 6000 800] + SymbolLine[1500 6500 2000 6000 800] + SymbolLine[500 6500 1500 6500 800] + SymbolLine[0 6000 500 6500 800] + SymbolLine[500 5000 1500 5000 800] + SymbolLine[1500 5000 2000 4500 800] +) +Symbol['z' 1200] +( + SymbolLine[0 3000 2000 3000 800] + SymbolLine[0 5000 2000 3000 800] + SymbolLine[0 5000 2000 5000 800] +) +Symbol['{' 1200] +( + SymbolLine[500 1500 1000 1000 800] + SymbolLine[500 1500 500 2500 800] + SymbolLine[0 3000 500 2500 800] + SymbolLine[0 3000 500 3500 800] + SymbolLine[500 3500 500 4500 800] + SymbolLine[500 4500 1000 5000 800] +) +Symbol['|' 1200] +( + SymbolLine[0 1000 0 5000 800] +) +Symbol['}' 1200] +( + SymbolLine[0 1000 500 1500 800] + SymbolLine[500 1500 500 2500 800] + SymbolLine[500 2500 1000 3000 800] + SymbolLine[500 3500 1000 3000 800] + SymbolLine[500 3500 500 4500 800] + SymbolLine[0 5000 500 4500 800] +) +Symbol['~' 1200] +( + SymbolLine[0 3500 500 3000 800] + SymbolLine[500 3000 1000 3000 800] + SymbolLine[1000 3000 1500 3500 800] + SymbolLine[1500 3500 2000 3500 800] + SymbolLine[2000 3500 2500 3000 800] +) +Attribute("PCB::grid::unit" "mm") + +Element["" "" "MH1" "" 336614 94488 21500 -4621 3 140 ""] +( + Pin[0 0 22000 1600 24600 12500 "" "1" ""] + ElementArc [0 0 11500 11500 0 180 1200] + ElementArc [0 0 11500 11500 180 180 1200] + + ) + +Element["" "" "" "" 86614 468504 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 413386 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 358268 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 248031 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 523622 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 303150 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 192913 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 578740 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 137795 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86516 27559 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "" "" "" 86614 82677 0 -7937 0 100 ""] +( + Pad[-4940 -3898 -3130 -3898 2402 1200 3002 "1" "1" "square"] + Pad[-4940 0 -3130 0 2402 1200 3002 "2" "2" "square"] + Pad[-4940 3898 -3130 3898 2402 1200 3002 "3" "3" "square"] + Pad[3130 3898 4940 3898 2402 1200 3002 "4" "4" "square,edge2"] + Pad[3130 0 4940 0 2402 1200 3002 "5" "5" "square,edge2"] + Pad[3130 -3898 4940 -3898 2402 1200 3002 "6" "6" "square,edge2"] + ElementLine [429 7874 -429 7874 1000] + ElementLine [-429 7874 -429 -6874 1000] + ElementLine [-429 -6874 571 -7874 1000] + ElementLine [571 -7874 429 -7874 1000] + ElementLine [429 -7874 429 7874 1000] + + ) + +Element["" "LS8" "U5" "unknown" 157480 35433 -3901 -20401 0 100 ""] +( + Pad[7000 5000 10100 5000 2800 1200 3400 "" "1" "square,edge2"] + Pad[7000 0 10100 0 2800 1200 3400 "" "2" "square,edge2"] + Pad[7000 -5000 10100 -5000 2800 1200 3400 "" "3" "square,edge2"] + Pad[0 -10000 0 -6900 2800 1200 3400 "" "4" "square"] + Pad[-10100 -5000 -7000 -5000 2800 1200 3400 "" "5" "square"] + Pad[-10100 0 -7000 0 2800 1200 3400 "" "6" "square"] + Pad[-10100 5000 -7000 5000 2800 1200 3400 "" "7" "square"] + Pad[0 3300 0 10500 2800 1200 3400 "" "8" "square,edge2"] + ElementLine [-13000 -13000 -13000 13000 1000] + ElementLine [-13000 -13000 13000 -13000 1000] + ElementLine [13000 7000 13000 8000 1000] + ElementLine [13000 8000 8000 13000 1000] + ElementLine [-13000 13000 8000 13000 1000] + ElementLine [13000 -13000 13000 8000 1000] + + ) + +Element["" "" "MH3" "" 336614 370079 21500 -8559 3 140 ""] +( + Pin[0 0 22000 1600 24600 12500 "" "1" ""] + ElementArc [0 0 11500 11500 0 180 1200] + ElementArc [0 0 11500 11500 180 180 1200] + + ) + +Element["" "" "MH4" "" 336614 618110 21500 -4621 3 140 ""] +( + Pin[0 0 22000 1600 24600 12500 "" "1" ""] + ElementArc [0 0 11500 11500 0 180 1200] + ElementArc [0 0 11500 11500 180 180 1200] + + ) + +Element["" "" "MH2" "" 336614 342520 21500 -8559 3 140 ""] +( + Pin[0 0 22000 1600 24600 12500 "" "1" ""] + ElementArc [0 0 11500 11500 0 180 1200] + ElementArc [0 0 11500 11500 180 180 1200] + + ) + +Element["" "" "P2" "" 344488 494095 -39433 0 1 160 ""] +( + Pad[22500 97500 22500 97500 2500 1200 3100 "A1" "A1" "edge2"] + Pad[22500 92500 22500 92500 2500 1200 3100 "A2" "A2" "edge2"] + Pad[22500 87500 22500 87500 2500 1200 3100 "A3" "A3" "edge2"] + Pad[22500 82500 22500 82500 2500 1200 3100 "A4" "A4" "edge2"] + Pad[22500 77500 22500 77500 2500 1200 3100 "A5" "A5" "edge2"] + Pad[22500 72500 22500 72500 2500 1200 3100 "A6" "A6" "edge2"] + Pad[22500 67500 22500 67500 2500 1200 3100 "A7" "A7" "edge2"] + Pad[22500 62500 22500 62500 2500 1200 3100 "A8" "A8" "edge2"] + Pad[22500 57500 22500 57500 2500 1200 3100 "A9" "A9" "edge2"] + Pad[22500 52500 22500 52500 2500 1200 3100 "A10" "A10" "edge2"] + Pad[22500 47500 22500 47500 2500 1200 3100 "A11" "A11" "edge2"] + Pad[22500 42500 22500 42500 2500 1200 3100 "A12" "A12" "edge2"] + Pad[22500 37500 22500 37500 2500 1200 3100 "A13" "A13" "edge2"] + Pad[22500 32500 22500 32500 2500 1200 3100 "A14" "A14" "edge2"] + Pad[22500 27500 22500 27500 2500 1200 3100 "A15" "A15" "edge2"] + Pad[22500 22500 22500 22500 2500 1200 3100 "A16" "A16" "edge2"] + Pad[22500 17500 22500 17500 2500 1200 3100 "A17" "A17" "edge2"] + Pad[22500 12500 22500 12500 2500 1200 3100 "A18" "A18" "edge2"] + Pad[22500 7500 22500 7500 2500 1200 3100 "A19" "A19" "edge2"] + Pad[22500 2500 22500 2500 2500 1200 3100 "A20" "A20" "edge2"] + Pad[22500 -2500 22500 -2500 2500 1200 3100 "A21" "A21" "edge2"] + Pad[22500 -7500 22500 -7500 2500 1200 3100 "A22" "A22" "edge2"] + Pad[22500 -12500 22500 -12500 2500 1200 3100 "A23" "A23" "edge2"] + Pad[22500 -17500 22500 -17500 2500 1200 3100 "A24" "A24" "edge2"] + Pad[22500 -22500 22500 -22500 2500 1200 3100 "A25" "A25" "edge2"] + Pad[22500 -27500 22500 -27500 2500 1200 3100 "A26" "A26" "edge2"] + Pad[22500 -32500 22500 -32500 2500 1200 3100 "A27" "A27" "edge2"] + Pad[22500 -37500 22500 -37500 2500 1200 3100 "A28" "A28" "edge2"] + Pad[22500 -42500 22500 -42500 2500 1200 3100 "A29" "A29" "edge2"] + Pad[22500 -47500 22500 -47500 2500 1200 3100 "A30" "A30" "edge2"] + Pad[22500 -52500 22500 -52500 2500 1200 3100 "A31" "A31" "edge2"] + Pad[22500 -57500 22500 -57500 2500 1200 3100 "A32" "A32" "edge2"] + Pad[22500 -62500 22500 -62500 2500 1200 3100 "A33" "A33" "edge2"] + Pad[22500 -67500 22500 -67500 2500 1200 3100 "A34" "A34" "edge2"] + Pad[22500 -72500 22500 -72500 2500 1200 3100 "A35" "A35" "edge2"] + Pad[22500 -77500 22500 -77500 2500 1200 3100 "A36" "A36" "edge2"] + Pad[22500 -82500 22500 -82500 2500 1200 3100 "A37" "A37" "edge2"] + Pad[22500 -87500 22500 -87500 2500 1200 3100 "A38" "A38" "edge2"] + Pad[22500 -92500 22500 -92500 2500 1200 3100 "A39" "A39" "edge2"] + Pad[22500 -97500 22500 -97500 2500 1200 3100 "A40" "A40" "edge2"] + Pad[17500 97500 17500 97500 2500 1200 3100 "B1" "B1" "edge2"] + Pad[17500 92500 17500 92500 2500 1200 3100 "B2" "B2" "edge2"] + Pad[17500 87500 17500 87500 2500 1200 3100 "B3" "B3" "edge2"] + Pad[17500 82500 17500 82500 2500 1200 3100 "B4" "B4" "edge2"] + Pad[17500 77500 17500 77500 2500 1200 3100 "B5" "B5" "edge2"] + Pad[17500 72500 17500 72500 2500 1200 3100 "B6" "B6" "edge2"] + Pad[17500 67500 17500 67500 2500 1200 3100 "B7" "B7" "edge2"] + Pad[17500 62500 17500 62500 2500 1200 3100 "B8" "B8" "edge2"] + Pad[17500 57500 17500 57500 2500 1200 3100 "B9" "B9" "edge2"] + Pad[17500 52500 17500 52500 2500 1200 3100 "B10" "B10" "edge2"] + Pad[17500 47500 17500 47500 2500 1200 3100 "B11" "B11" "edge2"] + Pad[17500 42500 17500 42500 2500 1200 3100 "B12" "B12" "edge2"] + Pad[17500 37500 17500 37500 2500 1200 3100 "B13" "B13" "edge2"] + Pad[17500 32500 17500 32500 2500 1200 3100 "B14" "B14" "edge2"] + Pad[17500 27500 17500 27500 2500 1200 3100 "B15" "B15" "edge2"] + Pad[17500 22500 17500 22500 2500 1200 3100 "B16" "B16" "edge2"] + Pad[17500 17500 17500 17500 2500 1200 3100 "B17" "B17" "edge2"] + Pad[17500 12500 17500 12500 2500 1200 3100 "B18" "B18" "edge2"] + Pad[17500 7500 17500 7500 2500 1200 3100 "B19" "B19" "edge2"] + Pad[17500 2500 17500 2500 2500 1200 3100 "B20" "B20" "edge2"] + Pad[17500 -2500 17500 -2500 2500 1200 3100 "B21" "B21" "edge2"] + Pad[17500 -7500 17500 -7500 2500 1200 3100 "B22" "B22" "edge2"] + Pad[17500 -12500 17500 -12500 2500 1200 3100 "B23" "B23" "edge2"] + Pad[17500 -17500 17500 -17500 2500 1200 3100 "B24" "B24" "edge2"] + Pad[17500 -22500 17500 -22500 2500 1200 3100 "B25" "B25" "edge2"] + Pad[17500 -27500 17500 -27500 2500 1200 3100 "B26" "B26" "edge2"] + Pad[17500 -32500 17500 -32500 2500 1200 3100 "B27" "B27" "edge2"] + Pad[17500 -37500 17500 -37500 2500 1200 3100 "B28" "B28" "edge2"] + Pad[17500 -42500 17500 -42500 2500 1200 3100 "B29" "B29" "edge2"] + Pad[17500 -47500 17500 -47500 2500 1200 3100 "B30" "B30" "edge2"] + Pad[17500 -52500 17500 -52500 2500 1200 3100 "B31" "B31" "edge2"] + Pad[17500 -57500 17500 -57500 2500 1200 3100 "B32" "B32" "edge2"] + Pad[17500 -62500 17500 -62500 2500 1200 3100 "B33" "B33" "edge2"] + Pad[17500 -67500 17500 -67500 2500 1200 3100 "B34" "B34" "edge2"] + Pad[17500 -72500 17500 -72500 2500 1200 3100 "B35" "B35" "edge2"] + Pad[17500 -77500 17500 -77500 2500 1200 3100 "B36" "B36" "edge2"] + Pad[17500 -82500 17500 -82500 2500 1200 3100 "B37" "B37" "edge2"] + Pad[17500 -87500 17500 -87500 2500 1200 3100 "B38" "B38" "edge2"] + Pad[17500 -92500 17500 -92500 2500 1200 3100 "B39" "B39" "edge2"] + Pad[17500 -97500 17500 -97500 2500 1200 3100 "B40" "B40" "edge2"] + Pad[12500 97500 12500 97500 2500 1200 3100 "C1" "C1" "edge2"] + Pad[12500 92500 12500 92500 2500 1200 3100 "C2" "C2" "edge2"] + Pad[12500 87500 12500 87500 2500 1200 3100 "C3" "C3" "edge2"] + Pad[12500 82500 12500 82500 2500 1200 3100 "C4" "C4" "edge2"] + Pad[12500 77500 12500 77500 2500 1200 3100 "C5" "C5" "edge2"] + Pad[12500 72500 12500 72500 2500 1200 3100 "C6" "C6" "edge2"] + Pad[12500 67500 12500 67500 2500 1200 3100 "C7" "C7" "edge2"] + Pad[12500 62500 12500 62500 2500 1200 3100 "C8" "C8" "edge2"] + Pad[12500 57500 12500 57500 2500 1200 3100 "C9" "C9" "edge2"] + Pad[12500 52500 12500 52500 2500 1200 3100 "C10" "C10" "edge2"] + Pad[12500 47500 12500 47500 2500 1200 3100 "C11" "C11" "edge2"] + Pad[12500 42500 12500 42500 2500 1200 3100 "C12" "C12" "edge2"] + Pad[12500 37500 12500 37500 2500 1200 3100 "C13" "C13" "edge2"] + Pad[12500 32500 12500 32500 2500 1200 3100 "C14" "C14" "edge2"] + Pad[12500 27500 12500 27500 2500 1200 3100 "C15" "C15" "edge2"] + Pad[12500 22500 12500 22500 2500 1200 3100 "C16" "C16" "edge2"] + Pad[12500 17500 12500 17500 2500 1200 3100 "C17" "C17" "edge2"] + Pad[12500 12500 12500 12500 2500 1200 3100 "C18" "C18" "edge2"] + Pad[12500 7500 12500 7500 2500 1200 3100 "C19" "C19" "edge2"] + Pad[12500 2500 12500 2500 2500 1200 3100 "C20" "C20" "edge2"] + Pad[12500 -2500 12500 -2500 2500 1200 3100 "C21" "C21" "edge2"] + Pad[12500 -7500 12500 -7500 2500 1200 3100 "C22" "C22" "edge2"] + Pad[12500 -12500 12500 -12500 2500 1200 3100 "C23" "C23" "edge2"] + Pad[12500 -17500 12500 -17500 2500 1200 3100 "C24" "C24" "edge2"] + Pad[12500 -22500 12500 -22500 2500 1200 3100 "C25" "C25" "edge2"] + Pad[12500 -27500 12500 -27500 2500 1200 3100 "C26" "C26" "edge2"] + Pad[12500 -32500 12500 -32500 2500 1200 3100 "C27" "C27" "edge2"] + Pad[12500 -37500 12500 -37500 2500 1200 3100 "C28" "C28" "edge2"] + Pad[12500 -42500 12500 -42500 2500 1200 3100 "C29" "C29" "edge2"] + Pad[12500 -47500 12500 -47500 2500 1200 3100 "C30" "C30" "edge2"] + Pad[12500 -52500 12500 -52500 2500 1200 3100 "C31" "C31" "edge2"] + Pad[12500 -57500 12500 -57500 2500 1200 3100 "C32" "C32" "edge2"] + Pad[12500 -62500 12500 -62500 2500 1200 3100 "C33" "C33" "edge2"] + Pad[12500 -67500 12500 -67500 2500 1200 3100 "C34" "C34" "edge2"] + Pad[12500 -72500 12500 -72500 2500 1200 3100 "C35" "C35" "edge2"] + Pad[12500 -77500 12500 -77500 2500 1200 3100 "C36" "C36" "edge2"] + Pad[12500 -82500 12500 -82500 2500 1200 3100 "C37" "C37" "edge2"] + Pad[12500 -87500 12500 -87500 2500 1200 3100 "C38" "C38" "edge2"] + Pad[12500 -92500 12500 -92500 2500 1200 3100 "C39" "C39" "edge2"] + Pad[12500 -97500 12500 -97500 2500 1200 3100 "C40" "C40" "edge2"] + Pad[7500 97500 7500 97500 2500 1200 3100 "D1" "D1" "edge2"] + Pad[7500 92500 7500 92500 2500 1200 3100 "D2" "D2" "edge2"] + Pad[7500 87500 7500 87500 2500 1200 3100 "D3" "D3" "edge2"] + Pad[7500 82500 7500 82500 2500 1200 3100 "D4" "D4" "edge2"] + Pad[7500 77500 7500 77500 2500 1200 3100 "D5" "D5" "edge2"] + Pad[7500 72500 7500 72500 2500 1200 3100 "D6" "D6" "edge2"] + Pad[7500 67500 7500 67500 2500 1200 3100 "D7" "D7" "edge2"] + Pad[7500 62500 7500 62500 2500 1200 3100 "D8" "D8" "edge2"] + Pad[7500 57500 7500 57500 2500 1200 3100 "D9" "D9" "edge2"] + Pad[7500 52500 7500 52500 2500 1200 3100 "D10" "D10" "edge2"] + Pad[7500 47500 7500 47500 2500 1200 3100 "D11" "D11" "edge2"] + Pad[7500 42500 7500 42500 2500 1200 3100 "D12" "D12" "edge2"] + Pad[7500 37500 7500 37500 2500 1200 3100 "D13" "D13" "edge2"] + Pad[7500 32500 7500 32500 2500 1200 3100 "D14" "D14" "edge2"] + Pad[7500 27500 7500 27500 2500 1200 3100 "D15" "D15" "edge2"] + Pad[7500 22500 7500 22500 2500 1200 3100 "D16" "D16" "edge2"] + Pad[7500 17500 7500 17500 2500 1200 3100 "D17" "D17" "edge2"] + Pad[7500 12500 7500 12500 2500 1200 3100 "D18" "D18" "edge2"] + Pad[7500 7500 7500 7500 2500 1200 3100 "D19" "D19" "edge2"] + Pad[7500 2500 7500 2500 2500 1200 3100 "D20" "D20" "edge2"] + Pad[7500 -2500 7500 -2500 2500 1200 3100 "D21" "D21" "edge2"] + Pad[7500 -7500 7500 -7500 2500 1200 3100 "D22" "D22" "edge2"] + Pad[7500 -12500 7500 -12500 2500 1200 3100 "D23" "D23" "edge2"] + Pad[7500 -17500 7500 -17500 2500 1200 3100 "D24" "D24" "edge2"] + Pad[7500 -22500 7500 -22500 2500 1200 3100 "D25" "D25" "edge2"] + Pad[7500 -27500 7500 -27500 2500 1200 3100 "D26" "D26" "edge2"] + Pad[7500 -32500 7500 -32500 2500 1200 3100 "D27" "D27" "edge2"] + Pad[7500 -37500 7500 -37500 2500 1200 3100 "D28" "D28" "edge2"] + Pad[7500 -42500 7500 -42500 2500 1200 3100 "D29" "D29" "edge2"] + Pad[7500 -47500 7500 -47500 2500 1200 3100 "D30" "D30" "edge2"] + Pad[7500 -52500 7500 -52500 2500 1200 3100 "D31" "D31" "edge2"] + Pad[7500 -57500 7500 -57500 2500 1200 3100 "D32" "D32" "edge2"] + Pad[7500 -62500 7500 -62500 2500 1200 3100 "D33" "D33" "edge2"] + Pad[7500 -67500 7500 -67500 2500 1200 3100 "D34" "D34" "edge2"] + Pad[7500 -72500 7500 -72500 2500 1200 3100 "D35" "D35" "edge2"] + Pad[7500 -77500 7500 -77500 2500 1200 3100 "D36" "D36" "edge2"] + Pad[7500 -82500 7500 -82500 2500 1200 3100 "D37" "D37" "edge2"] + Pad[7500 -87500 7500 -87500 2500 1200 3100 "D38" "D38" "edge2"] + Pad[7500 -92500 7500 -92500 2500 1200 3100 "D39" "D39" "edge2"] + Pad[7500 -97500 7500 -97500 2500 1200 3100 "D40" "D40" "edge2"] + Pad[2500 97500 2500 97500 2500 1200 3100 "E1" "E1" "edge2"] + Pad[2500 92500 2500 92500 2500 1200 3100 "E2" "E2" "edge2"] + Pad[2500 87500 2500 87500 2500 1200 3100 "E3" "E3" "edge2"] + Pad[2500 82500 2500 82500 2500 1200 3100 "E4" "E4" "edge2"] + Pad[2500 77500 2500 77500 2500 1200 3100 "E5" "E5" "edge2"] + Pad[2500 72500 2500 72500 2500 1200 3100 "E6" "E6" "edge2"] + Pad[2500 67500 2500 67500 2500 1200 3100 "E7" "E7" "edge2"] + Pad[2500 62500 2500 62500 2500 1200 3100 "E8" "E8" "edge2"] + Pad[2500 57500 2500 57500 2500 1200 3100 "E9" "E9" "edge2"] + Pad[2500 52500 2500 52500 2500 1200 3100 "E10" "E10" "edge2"] + Pad[2500 47500 2500 47500 2500 1200 3100 "E11" "E11" "edge2"] + Pad[2500 42500 2500 42500 2500 1200 3100 "E12" "E12" "edge2"] + Pad[2500 37500 2500 37500 2500 1200 3100 "E13" "E13" "edge2"] + Pad[2500 32500 2500 32500 2500 1200 3100 "E14" "E14" "edge2"] + Pad[2500 27500 2500 27500 2500 1200 3100 "E15" "E15" "edge2"] + Pad[2500 22500 2500 22500 2500 1200 3100 "E16" "E16" "edge2"] + Pad[2500 17500 2500 17500 2500 1200 3100 "E17" "E17" "edge2"] + Pad[2500 12500 2500 12500 2500 1200 3100 "E18" "E18" "edge2"] + Pad[2500 7500 2500 7500 2500 1200 3100 "E19" "E19" "edge2"] + Pad[2500 2500 2500 2500 2500 1200 3100 "E20" "E20" "edge2"] + Pad[2500 -2500 2500 -2500 2500 1200 3100 "E21" "E21" "edge2"] + Pad[2500 -7500 2500 -7500 2500 1200 3100 "E22" "E22" "edge2"] + Pad[2500 -12500 2500 -12500 2500 1200 3100 "E23" "E23" "edge2"] + Pad[2500 -17500 2500 -17500 2500 1200 3100 "E24" "E24" "edge2"] + Pad[2500 -22500 2500 -22500 2500 1200 3100 "E25" "E25" "edge2"] + Pad[2500 -27500 2500 -27500 2500 1200 3100 "E26" "E26" "edge2"] + Pad[2500 -32500 2500 -32500 2500 1200 3100 "E27" "E27" "edge2"] + Pad[2500 -37500 2500 -37500 2500 1200 3100 "E28" "E28" "edge2"] + Pad[2500 -42500 2500 -42500 2500 1200 3100 "E29" "E29" "edge2"] + Pad[2500 -47500 2500 -47500 2500 1200 3100 "E30" "E30" "edge2"] + Pad[2500 -52500 2500 -52500 2500 1200 3100 "E31" "E31" "edge2"] + Pad[2500 -57500 2500 -57500 2500 1200 3100 "E32" "E32" "edge2"] + Pad[2500 -62500 2500 -62500 2500 1200 3100 "E33" "E33" "edge2"] + Pad[2500 -67500 2500 -67500 2500 1200 3100 "E34" "E34" "edge2"] + Pad[2500 -72500 2500 -72500 2500 1200 3100 "E35" "E35" "edge2"] + Pad[2500 -77500 2500 -77500 2500 1200 3100 "E36" "E36" "edge2"] + Pad[2500 -82500 2500 -82500 2500 1200 3100 "E37" "E37" "edge2"] + Pad[2500 -87500 2500 -87500 2500 1200 3100 "E38" "E38" "edge2"] + Pad[2500 -92500 2500 -92500 2500 1200 3100 "E39" "E39" "edge2"] + Pad[2500 -97500 2500 -97500 2500 1200 3100 "E40" "E40" "edge2"] + Pad[-2500 97500 -2500 97500 2500 1200 3100 "F1" "F1" ""] + Pad[-2500 92500 -2500 92500 2500 1200 3100 "F2" "F2" ""] + Pad[-2500 87500 -2500 87500 2500 1200 3100 "F3" "F3" ""] + Pad[-2500 82500 -2500 82500 2500 1200 3100 "F4" "F4" ""] + Pad[-2500 77500 -2500 77500 2500 1200 3100 "F5" "F5" ""] + Pad[-2500 72500 -2500 72500 2500 1200 3100 "F6" "F6" ""] + Pad[-2500 67500 -2500 67500 2500 1200 3100 "F7" "F7" ""] + Pad[-2500 62500 -2500 62500 2500 1200 3100 "F8" "F8" ""] + Pad[-2500 57500 -2500 57500 2500 1200 3100 "F9" "F9" ""] + Pad[-2500 52500 -2500 52500 2500 1200 3100 "F10" "F10" ""] + Pad[-2500 47500 -2500 47500 2500 1200 3100 "F11" "F11" ""] + Pad[-2500 42500 -2500 42500 2500 1200 3100 "F12" "F12" ""] + Pad[-2500 37500 -2500 37500 2500 1200 3100 "F13" "F13" ""] + Pad[-2500 32500 -2500 32500 2500 1200 3100 "F14" "F14" ""] + Pad[-2500 27500 -2500 27500 2500 1200 3100 "F15" "F15" ""] + Pad[-2500 22500 -2500 22500 2500 1200 3100 "F16" "F16" ""] + Pad[-2500 17500 -2500 17500 2500 1200 3100 "F17" "F17" ""] + Pad[-2500 12500 -2500 12500 2500 1200 3100 "F18" "F18" ""] + Pad[-2500 7500 -2500 7500 2500 1200 3100 "F19" "F19" ""] + Pad[-2500 2500 -2500 2500 2500 1200 3100 "F20" "F20" ""] + Pad[-2500 -2500 -2500 -2500 2500 1200 3100 "F21" "F21" ""] + Pad[-2500 -7500 -2500 -7500 2500 1200 3100 "F22" "F22" ""] + Pad[-2500 -12500 -2500 -12500 2500 1200 3100 "F23" "F23" ""] + Pad[-2500 -17500 -2500 -17500 2500 1200 3100 "F24" "F24" ""] + Pad[-2500 -22500 -2500 -22500 2500 1200 3100 "F25" "F25" ""] + Pad[-2500 -27500 -2500 -27500 2500 1200 3100 "F26" "F26" ""] + Pad[-2500 -32500 -2500 -32500 2500 1200 3100 "F27" "F27" ""] + Pad[-2500 -37500 -2500 -37500 2500 1200 3100 "F28" "F28" ""] + Pad[-2500 -42500 -2500 -42500 2500 1200 3100 "F29" "F29" ""] + Pad[-2500 -47500 -2500 -47500 2500 1200 3100 "F30" "F30" ""] + Pad[-2500 -52500 -2500 -52500 2500 1200 3100 "F31" "F31" ""] + Pad[-2500 -57500 -2500 -57500 2500 1200 3100 "F32" "F32" ""] + Pad[-2500 -62500 -2500 -62500 2500 1200 3100 "F33" "F33" ""] + Pad[-2500 -67500 -2500 -67500 2500 1200 3100 "F34" "F34" ""] + Pad[-2500 -72500 -2500 -72500 2500 1200 3100 "F35" "F35" ""] + Pad[-2500 -77500 -2500 -77500 2500 1200 3100 "F36" "F36" ""] + Pad[-2500 -82500 -2500 -82500 2500 1200 3100 "F37" "F37" ""] + Pad[-2500 -87500 -2500 -87500 2500 1200 3100 "F38" "F38" ""] + Pad[-2500 -92500 -2500 -92500 2500 1200 3100 "F39" "F39" ""] + Pad[-2500 -97500 -2500 -97500 2500 1200 3100 "F40" "F40" ""] + Pad[-7500 97500 -7500 97500 2500 1200 3100 "G1" "G1" ""] + Pad[-7500 92500 -7500 92500 2500 1200 3100 "G2" "G2" ""] + Pad[-7500 87500 -7500 87500 2500 1200 3100 "G3" "G3" ""] + Pad[-7500 82500 -7500 82500 2500 1200 3100 "G4" "G4" ""] + Pad[-7500 77500 -7500 77500 2500 1200 3100 "G5" "G5" ""] + Pad[-7500 72500 -7500 72500 2500 1200 3100 "G6" "G6" ""] + Pad[-7500 67500 -7500 67500 2500 1200 3100 "G7" "G7" ""] + Pad[-7500 62500 -7500 62500 2500 1200 3100 "G8" "G8" ""] + Pad[-7500 57500 -7500 57500 2500 1200 3100 "G9" "G9" ""] + Pad[-7500 52500 -7500 52500 2500 1200 3100 "G10" "G10" ""] + Pad[-7500 47500 -7500 47500 2500 1200 3100 "G11" "G11" ""] + Pad[-7500 42500 -7500 42500 2500 1200 3100 "G12" "G12" ""] + Pad[-7500 37500 -7500 37500 2500 1200 3100 "G13" "G13" ""] + Pad[-7500 32500 -7500 32500 2500 1200 3100 "G14" "G14" ""] + Pad[-7500 27500 -7500 27500 2500 1200 3100 "G15" "G15" ""] + Pad[-7500 22500 -7500 22500 2500 1200 3100 "G16" "G16" ""] + Pad[-7500 17500 -7500 17500 2500 1200 3100 "G17" "G17" ""] + Pad[-7500 12500 -7500 12500 2500 1200 3100 "G18" "G18" ""] + Pad[-7500 7500 -7500 7500 2500 1200 3100 "G19" "G19" ""] + Pad[-7500 2500 -7500 2500 2500 1200 3100 "G20" "G20" ""] + Pad[-7500 -2500 -7500 -2500 2500 1200 3100 "G21" "G21" ""] + Pad[-7500 -7500 -7500 -7500 2500 1200 3100 "G22" "G22" ""] + Pad[-7500 -12500 -7500 -12500 2500 1200 3100 "G23" "G23" ""] + Pad[-7500 -17500 -7500 -17500 2500 1200 3100 "G24" "G24" ""] + Pad[-7500 -22500 -7500 -22500 2500 1200 3100 "G25" "G25" ""] + Pad[-7500 -27500 -7500 -27500 2500 1200 3100 "G26" "G26" ""] + Pad[-7500 -32500 -7500 -32500 2500 1200 3100 "G27" "G27" ""] + Pad[-7500 -37500 -7500 -37500 2500 1200 3100 "G28" "G28" ""] + Pad[-7500 -42500 -7500 -42500 2500 1200 3100 "G29" "G29" ""] + Pad[-7500 -47500 -7500 -47500 2500 1200 3100 "G30" "G30" ""] + Pad[-7500 -52500 -7500 -52500 2500 1200 3100 "G31" "G31" ""] + Pad[-7500 -57500 -7500 -57500 2500 1200 3100 "G32" "G32" ""] + Pad[-7500 -62500 -7500 -62500 2500 1200 3100 "G33" "G33" ""] + Pad[-7500 -67500 -7500 -67500 2500 1200 3100 "G34" "G34" ""] + Pad[-7500 -72500 -7500 -72500 2500 1200 3100 "G35" "G35" ""] + Pad[-7500 -77500 -7500 -77500 2500 1200 3100 "G36" "G36" ""] + Pad[-7500 -82500 -7500 -82500 2500 1200 3100 "G37" "G37" ""] + Pad[-7500 -87500 -7500 -87500 2500 1200 3100 "G38" "G38" ""] + Pad[-7500 -92500 -7500 -92500 2500 1200 3100 "G39" "G39" ""] + Pad[-7500 -97500 -7500 -97500 2500 1200 3100 "G40" "G40" ""] + Pad[-12500 97500 -12500 97500 2500 1200 3100 "H1" "H1" ""] + Pad[-12500 92500 -12500 92500 2500 1200 3100 "H2" "H2" ""] + Pad[-12500 87500 -12500 87500 2500 1200 3100 "H3" "H3" ""] + Pad[-12500 82500 -12500 82500 2500 1200 3100 "H4" "H4" ""] + Pad[-12500 77500 -12500 77500 2500 1200 3100 "H5" "H5" ""] + Pad[-12500 72500 -12500 72500 2500 1200 3100 "H6" "H6" ""] + Pad[-12500 67500 -12500 67500 2500 1200 3100 "H7" "H7" ""] + Pad[-12500 62500 -12500 62500 2500 1200 3100 "H8" "H8" ""] + Pad[-12500 57500 -12500 57500 2500 1200 3100 "H9" "H9" ""] + Pad[-12500 52500 -12500 52500 2500 1200 3100 "H10" "H10" ""] + Pad[-12500 47500 -12500 47500 2500 1200 3100 "H11" "H11" ""] + Pad[-12500 42500 -12500 42500 2500 1200 3100 "H12" "H12" ""] + Pad[-12500 37500 -12500 37500 2500 1200 3100 "H13" "H13" ""] + Pad[-12500 32500 -12500 32500 2500 1200 3100 "H14" "H14" ""] + Pad[-12500 27500 -12500 27500 2500 1200 3100 "H15" "H15" ""] + Pad[-12500 22500 -12500 22500 2500 1200 3100 "H16" "H16" ""] + Pad[-12500 17500 -12500 17500 2500 1200 3100 "H17" "H17" ""] + Pad[-12500 12500 -12500 12500 2500 1200 3100 "H18" "H18" ""] + Pad[-12500 7500 -12500 7500 2500 1200 3100 "H19" "H19" ""] + Pad[-12500 2500 -12500 2500 2500 1200 3100 "H20" "H20" ""] + Pad[-12500 -2500 -12500 -2500 2500 1200 3100 "H21" "H21" ""] + Pad[-12500 -7500 -12500 -7500 2500 1200 3100 "H22" "H22" ""] + Pad[-12500 -12500 -12500 -12500 2500 1200 3100 "H23" "H23" ""] + Pad[-12500 -17500 -12500 -17500 2500 1200 3100 "H24" "H24" ""] + Pad[-12500 -22500 -12500 -22500 2500 1200 3100 "H25" "H25" ""] + Pad[-12500 -27500 -12500 -27500 2500 1200 3100 "H26" "H26" ""] + Pad[-12500 -32500 -12500 -32500 2500 1200 3100 "H27" "H27" ""] + Pad[-12500 -37500 -12500 -37500 2500 1200 3100 "H28" "H28" ""] + Pad[-12500 -42500 -12500 -42500 2500 1200 3100 "H29" "H29" ""] + Pad[-12500 -47500 -12500 -47500 2500 1200 3100 "H30" "H30" ""] + Pad[-12500 -52500 -12500 -52500 2500 1200 3100 "H31" "H31" ""] + Pad[-12500 -57500 -12500 -57500 2500 1200 3100 "H32" "H32" ""] + Pad[-12500 -62500 -12500 -62500 2500 1200 3100 "H33" "H33" ""] + Pad[-12500 -67500 -12500 -67500 2500 1200 3100 "H34" "H34" ""] + Pad[-12500 -72500 -12500 -72500 2500 1200 3100 "H35" "H35" ""] + Pad[-12500 -77500 -12500 -77500 2500 1200 3100 "H36" "H36" ""] + Pad[-12500 -82500 -12500 -82500 2500 1200 3100 "H37" "H37" ""] + Pad[-12500 -87500 -12500 -87500 2500 1200 3100 "H38" "H38" ""] + Pad[-12500 -92500 -12500 -92500 2500 1200 3100 "H39" "H39" ""] + Pad[-12500 -97500 -12500 -97500 2500 1200 3100 "H40" "H40" ""] + Pad[-17500 97500 -17500 97500 2500 1200 3100 "J1" "J1" ""] + Pad[-17500 92500 -17500 92500 2500 1200 3100 "J2" "J2" ""] + Pad[-17500 87500 -17500 87500 2500 1200 3100 "J3" "J3" ""] + Pad[-17500 82500 -17500 82500 2500 1200 3100 "J4" "J4" ""] + Pad[-17500 77500 -17500 77500 2500 1200 3100 "J5" "J5" ""] + Pad[-17500 72500 -17500 72500 2500 1200 3100 "J6" "J6" ""] + Pad[-17500 67500 -17500 67500 2500 1200 3100 "J7" "J7" ""] + Pad[-17500 62500 -17500 62500 2500 1200 3100 "J8" "J8" ""] + Pad[-17500 57500 -17500 57500 2500 1200 3100 "J9" "J9" ""] + Pad[-17500 52500 -17500 52500 2500 1200 3100 "J10" "J10" ""] + Pad[-17500 47500 -17500 47500 2500 1200 3100 "J11" "J11" ""] + Pad[-17500 42500 -17500 42500 2500 1200 3100 "J12" "J12" ""] + Pad[-17500 37500 -17500 37500 2500 1200 3100 "J13" "J13" ""] + Pad[-17500 32500 -17500 32500 2500 1200 3100 "J14" "J14" ""] + Pad[-17500 27500 -17500 27500 2500 1200 3100 "J15" "J15" ""] + Pad[-17500 22500 -17500 22500 2500 1200 3100 "J16" "J16" ""] + Pad[-17500 17500 -17500 17500 2500 1200 3100 "J17" "J17" ""] + Pad[-17500 12500 -17500 12500 2500 1200 3100 "J18" "J18" ""] + Pad[-17500 7500 -17500 7500 2500 1200 3100 "J19" "J19" ""] + Pad[-17500 2500 -17500 2500 2500 1200 3100 "J20" "J20" ""] + Pad[-17500 -2500 -17500 -2500 2500 1200 3100 "J21" "J21" ""] + Pad[-17500 -7500 -17500 -7500 2500 1200 3100 "J22" "J22" ""] + Pad[-17500 -12500 -17500 -12500 2500 1200 3100 "J23" "J23" ""] + Pad[-17500 -17500 -17500 -17500 2500 1200 3100 "J24" "J24" ""] + Pad[-17500 -22500 -17500 -22500 2500 1200 3100 "J25" "J25" ""] + Pad[-17500 -27500 -17500 -27500 2500 1200 3100 "J26" "J26" ""] + Pad[-17500 -32500 -17500 -32500 2500 1200 3100 "J27" "J27" ""] + Pad[-17500 -37500 -17500 -37500 2500 1200 3100 "J28" "J28" ""] + Pad[-17500 -42500 -17500 -42500 2500 1200 3100 "J29" "J29" ""] + Pad[-17500 -47500 -17500 -47500 2500 1200 3100 "J30" "J30" ""] + Pad[-17500 -52500 -17500 -52500 2500 1200 3100 "J31" "J31" ""] + Pad[-17500 -57500 -17500 -57500 2500 1200 3100 "J32" "J32" ""] + Pad[-17500 -62500 -17500 -62500 2500 1200 3100 "J33" "J33" ""] + Pad[-17500 -67500 -17500 -67500 2500 1200 3100 "J34" "J34" ""] + Pad[-17500 -72500 -17500 -72500 2500 1200 3100 "J35" "J35" ""] + Pad[-17500 -77500 -17500 -77500 2500 1200 3100 "J36" "J36" ""] + Pad[-17500 -82500 -17500 -82500 2500 1200 3100 "J37" "J37" ""] + Pad[-17500 -87500 -17500 -87500 2500 1200 3100 "J38" "J38" ""] + Pad[-17500 -92500 -17500 -92500 2500 1200 3100 "J39" "J39" ""] + Pad[-17500 -97500 -17500 -97500 2500 1200 3100 "J40" "J40" ""] + Pad[-22500 97500 -22500 97500 2500 1200 3100 "K1" "K1" ""] + Pad[-22500 92500 -22500 92500 2500 1200 3100 "K2" "K2" ""] + Pad[-22500 87500 -22500 87500 2500 1200 3100 "K3" "K3" ""] + Pad[-22500 82500 -22500 82500 2500 1200 3100 "K4" "K4" ""] + Pad[-22500 77500 -22500 77500 2500 1200 3100 "K5" "K5" ""] + Pad[-22500 72500 -22500 72500 2500 1200 3100 "K6" "K6" ""] + Pad[-22500 67500 -22500 67500 2500 1200 3100 "K7" "K7" ""] + Pad[-22500 62500 -22500 62500 2500 1200 3100 "K8" "K8" ""] + Pad[-22500 57500 -22500 57500 2500 1200 3100 "K9" "K9" ""] + Pad[-22500 52500 -22500 52500 2500 1200 3100 "K10" "K10" ""] + Pad[-22500 47500 -22500 47500 2500 1200 3100 "K11" "K11" ""] + Pad[-22500 42500 -22500 42500 2500 1200 3100 "K12" "K12" ""] + Pad[-22500 37500 -22500 37500 2500 1200 3100 "K13" "K13" ""] + Pad[-22500 32500 -22500 32500 2500 1200 3100 "K14" "K14" ""] + Pad[-22500 27500 -22500 27500 2500 1200 3100 "K15" "K15" ""] + Pad[-22500 22500 -22500 22500 2500 1200 3100 "K16" "K16" ""] + Pad[-22500 17500 -22500 17500 2500 1200 3100 "K17" "K17" ""] + Pad[-22500 12500 -22500 12500 2500 1200 3100 "K18" "K18" ""] + Pad[-22500 7500 -22500 7500 2500 1200 3100 "K19" "K19" ""] + Pad[-22500 2500 -22500 2500 2500 1200 3100 "K20" "K20" ""] + Pad[-22500 -2500 -22500 -2500 2500 1200 3100 "K21" "K21" ""] + Pad[-22500 -7500 -22500 -7500 2500 1200 3100 "K22" "K22" ""] + Pad[-22500 -12500 -22500 -12500 2500 1200 3100 "K23" "K23" ""] + Pad[-22500 -17500 -22500 -17500 2500 1200 3100 "K24" "K24" ""] + Pad[-22500 -22500 -22500 -22500 2500 1200 3100 "K25" "K25" ""] + Pad[-22500 -27500 -22500 -27500 2500 1200 3100 "K26" "K26" ""] + Pad[-22500 -32500 -22500 -32500 2500 1200 3100 "K27" "K27" ""] + Pad[-22500 -37500 -22500 -37500 2500 1200 3100 "K28" "K28" ""] + Pad[-22500 -42500 -22500 -42500 2500 1200 3100 "K29" "K29" ""] + Pad[-22500 -47500 -22500 -47500 2500 1200 3100 "K30" "K30" ""] + Pad[-22500 -52500 -22500 -52500 2500 1200 3100 "K31" "K31" ""] + Pad[-22500 -57500 -22500 -57500 2500 1200 3100 "K32" "K32" ""] + Pad[-22500 -62500 -22500 -62500 2500 1200 3100 "K33" "K33" ""] + Pad[-22500 -67500 -22500 -67500 2500 1200 3100 "K34" "K34" ""] + Pad[-22500 -72500 -22500 -72500 2500 1200 3100 "K35" "K35" ""] + Pad[-22500 -77500 -22500 -77500 2500 1200 3100 "K36" "K36" ""] + Pad[-22500 -82500 -22500 -82500 2500 1200 3100 "K37" "K37" ""] + Pad[-22500 -87500 -22500 -87500 2500 1200 3100 "K38" "K38" ""] + Pad[-22500 -92500 -22500 -92500 2500 1200 3100 "K39" "K39" ""] + Pad[-22500 -97500 -22500 -97500 2500 1200 3100 "K40" "K40" ""] + ElementLine [28900 -109800 28900 109800 1000] + ElementLine [-28900 109800 28900 109800 1000] + ElementLine [-28900 -109800 -28900 109800 1000] + ElementLine [-28900 -109800 28900 -109800 1000] + ElementLine [-28900 109800 -32840 113740 1000] + + ) + +Element["" "" "P1" "" 344488 218504 -39433 0 1 160 ""] +( + Pad[22500 97500 22500 97500 2500 1200 3100 "A1" "A1" "edge2"] + Pad[22500 92500 22500 92500 2500 1200 3100 "A2" "A2" "edge2"] + Pad[22500 87500 22500 87500 2500 1200 3100 "A3" "A3" "edge2"] + Pad[22500 82500 22500 82500 2500 1200 3100 "A4" "A4" "edge2"] + Pad[22500 77500 22500 77500 2500 1200 3100 "A5" "A5" "edge2"] + Pad[22500 72500 22500 72500 2500 1200 3100 "A6" "A6" "edge2"] + Pad[22500 67500 22500 67500 2500 1200 3100 "A7" "A7" "edge2"] + Pad[22500 62500 22500 62500 2500 1200 3100 "A8" "A8" "edge2"] + Pad[22500 57500 22500 57500 2500 1200 3100 "A9" "A9" "edge2"] + Pad[22500 52500 22500 52500 2500 1200 3100 "A10" "A10" "edge2"] + Pad[22500 47500 22500 47500 2500 1200 3100 "A11" "A11" "edge2"] + Pad[22500 42500 22500 42500 2500 1200 3100 "A12" "A12" "edge2"] + Pad[22500 37500 22500 37500 2500 1200 3100 "A13" "A13" "edge2"] + Pad[22500 32500 22500 32500 2500 1200 3100 "A14" "A14" "edge2"] + Pad[22500 27500 22500 27500 2500 1200 3100 "A15" "A15" "edge2"] + Pad[22500 22500 22500 22500 2500 1200 3100 "A16" "A16" "edge2"] + Pad[22500 17500 22500 17500 2500 1200 3100 "A17" "A17" "edge2"] + Pad[22500 12500 22500 12500 2500 1200 3100 "A18" "A18" "edge2"] + Pad[22500 7500 22500 7500 2500 1200 3100 "A19" "A19" "edge2"] + Pad[22500 2500 22500 2500 2500 1200 3100 "A20" "A20" "edge2"] + Pad[22500 -2500 22500 -2500 2500 1200 3100 "A21" "A21" "edge2"] + Pad[22500 -7500 22500 -7500 2500 1200 3100 "A22" "A22" "edge2"] + Pad[22500 -12500 22500 -12500 2500 1200 3100 "A23" "A23" "edge2"] + Pad[22500 -17500 22500 -17500 2500 1200 3100 "A24" "A24" "edge2"] + Pad[22500 -22500 22500 -22500 2500 1200 3100 "A25" "A25" "edge2"] + Pad[22500 -27500 22500 -27500 2500 1200 3100 "A26" "A26" "edge2"] + Pad[22500 -32500 22500 -32500 2500 1200 3100 "A27" "A27" "edge2"] + Pad[22500 -37500 22500 -37500 2500 1200 3100 "A28" "A28" "edge2"] + Pad[22500 -42500 22500 -42500 2500 1200 3100 "A29" "A29" "edge2"] + Pad[22500 -47500 22500 -47500 2500 1200 3100 "A30" "A30" "edge2"] + Pad[22500 -52500 22500 -52500 2500 1200 3100 "A31" "A31" "edge2"] + Pad[22500 -57500 22500 -57500 2500 1200 3100 "A32" "A32" "edge2"] + Pad[22500 -62500 22500 -62500 2500 1200 3100 "A33" "A33" "edge2"] + Pad[22500 -67500 22500 -67500 2500 1200 3100 "A34" "A34" "edge2"] + Pad[22500 -72500 22500 -72500 2500 1200 3100 "A35" "A35" "edge2"] + Pad[22500 -77500 22500 -77500 2500 1200 3100 "A36" "A36" "edge2"] + Pad[22500 -82500 22500 -82500 2500 1200 3100 "A37" "A37" "edge2"] + Pad[22500 -87500 22500 -87500 2500 1200 3100 "A38" "A38" "edge2"] + Pad[22500 -92500 22500 -92500 2500 1200 3100 "A39" "A39" "edge2"] + Pad[22500 -97500 22500 -97500 2500 1200 3100 "A40" "A40" "edge2"] + Pad[17500 97500 17500 97500 2500 1200 3100 "B1" "B1" "edge2"] + Pad[17500 92500 17500 92500 2500 1200 3100 "B2" "B2" "edge2"] + Pad[17500 87500 17500 87500 2500 1200 3100 "B3" "B3" "edge2"] + Pad[17500 82500 17500 82500 2500 1200 3100 "B4" "B4" "edge2"] + Pad[17500 77500 17500 77500 2500 1200 3100 "B5" "B5" "edge2"] + Pad[17500 72500 17500 72500 2500 1200 3100 "B6" "B6" "edge2"] + Pad[17500 67500 17500 67500 2500 1200 3100 "B7" "B7" "edge2"] + Pad[17500 62500 17500 62500 2500 1200 3100 "B8" "B8" "edge2"] + Pad[17500 57500 17500 57500 2500 1200 3100 "B9" "B9" "edge2"] + Pad[17500 52500 17500 52500 2500 1200 3100 "B10" "B10" "edge2"] + Pad[17500 47500 17500 47500 2500 1200 3100 "B11" "B11" "edge2"] + Pad[17500 42500 17500 42500 2500 1200 3100 "B12" "B12" "edge2"] + Pad[17500 37500 17500 37500 2500 1200 3100 "B13" "B13" "edge2"] + Pad[17500 32500 17500 32500 2500 1200 3100 "B14" "B14" "edge2"] + Pad[17500 27500 17500 27500 2500 1200 3100 "B15" "B15" "edge2"] + Pad[17500 22500 17500 22500 2500 1200 3100 "B16" "B16" "edge2"] + Pad[17500 17500 17500 17500 2500 1200 3100 "B17" "B17" "edge2"] + Pad[17500 12500 17500 12500 2500 1200 3100 "B18" "B18" "edge2"] + Pad[17500 7500 17500 7500 2500 1200 3100 "B19" "B19" "edge2"] + Pad[17500 2500 17500 2500 2500 1200 3100 "B20" "B20" "edge2"] + Pad[17500 -2500 17500 -2500 2500 1200 3100 "B21" "B21" "edge2"] + Pad[17500 -7500 17500 -7500 2500 1200 3100 "B22" "B22" "edge2"] + Pad[17500 -12500 17500 -12500 2500 1200 3100 "B23" "B23" "edge2"] + Pad[17500 -17500 17500 -17500 2500 1200 3100 "B24" "B24" "edge2"] + Pad[17500 -22500 17500 -22500 2500 1200 3100 "B25" "B25" "edge2"] + Pad[17500 -27500 17500 -27500 2500 1200 3100 "B26" "B26" "edge2"] + Pad[17500 -32500 17500 -32500 2500 1200 3100 "B27" "B27" "edge2"] + Pad[17500 -37500 17500 -37500 2500 1200 3100 "B28" "B28" "edge2"] + Pad[17500 -42500 17500 -42500 2500 1200 3100 "B29" "B29" "edge2"] + Pad[17500 -47500 17500 -47500 2500 1200 3100 "B30" "B30" "edge2"] + Pad[17500 -52500 17500 -52500 2500 1200 3100 "B31" "B31" "edge2"] + Pad[17500 -57500 17500 -57500 2500 1200 3100 "B32" "B32" "edge2"] + Pad[17500 -62500 17500 -62500 2500 1200 3100 "B33" "B33" "edge2"] + Pad[17500 -67500 17500 -67500 2500 1200 3100 "B34" "B34" "edge2"] + Pad[17500 -72500 17500 -72500 2500 1200 3100 "B35" "B35" "edge2"] + Pad[17500 -77500 17500 -77500 2500 1200 3100 "B36" "B36" "edge2"] + Pad[17500 -82500 17500 -82500 2500 1200 3100 "B37" "B37" "edge2"] + Pad[17500 -87500 17500 -87500 2500 1200 3100 "B38" "B38" "edge2"] + Pad[17500 -92500 17500 -92500 2500 1200 3100 "B39" "B39" "edge2"] + Pad[17500 -97500 17500 -97500 2500 1200 3100 "B40" "B40" "edge2"] + Pad[12500 97500 12500 97500 2500 1200 3100 "C1" "C1" "edge2"] + Pad[12500 92500 12500 92500 2500 1200 3100 "C2" "C2" "edge2"] + Pad[12500 87500 12500 87500 2500 1200 3100 "C3" "C3" "edge2"] + Pad[12500 82500 12500 82500 2500 1200 3100 "C4" "C4" "edge2"] + Pad[12500 77500 12500 77500 2500 1200 3100 "C5" "C5" "edge2"] + Pad[12500 72500 12500 72500 2500 1200 3100 "C6" "C6" "edge2"] + Pad[12500 67500 12500 67500 2500 1200 3100 "C7" "C7" "edge2"] + Pad[12500 62500 12500 62500 2500 1200 3100 "C8" "C8" "edge2"] + Pad[12500 57500 12500 57500 2500 1200 3100 "C9" "C9" "edge2"] + Pad[12500 52500 12500 52500 2500 1200 3100 "C10" "C10" "edge2"] + Pad[12500 47500 12500 47500 2500 1200 3100 "C11" "C11" "edge2"] + Pad[12500 42500 12500 42500 2500 1200 3100 "C12" "C12" "edge2"] + Pad[12500 37500 12500 37500 2500 1200 3100 "C13" "C13" "edge2"] + Pad[12500 32500 12500 32500 2500 1200 3100 "C14" "C14" "edge2"] + Pad[12500 27500 12500 27500 2500 1200 3100 "C15" "C15" "edge2"] + Pad[12500 22500 12500 22500 2500 1200 3100 "C16" "C16" "edge2"] + Pad[12500 17500 12500 17500 2500 1200 3100 "C17" "C17" "edge2"] + Pad[12500 12500 12500 12500 2500 1200 3100 "C18" "C18" "edge2"] + Pad[12500 7500 12500 7500 2500 1200 3100 "C19" "C19" "edge2"] + Pad[12500 2500 12500 2500 2500 1200 3100 "C20" "C20" "edge2"] + Pad[12500 -2500 12500 -2500 2500 1200 3100 "C21" "C21" "edge2"] + Pad[12500 -7500 12500 -7500 2500 1200 3100 "C22" "C22" "edge2"] + Pad[12500 -12500 12500 -12500 2500 1200 3100 "C23" "C23" "edge2"] + Pad[12500 -17500 12500 -17500 2500 1200 3100 "C24" "C24" "edge2"] + Pad[12500 -22500 12500 -22500 2500 1200 3100 "C25" "C25" "edge2"] + Pad[12500 -27500 12500 -27500 2500 1200 3100 "C26" "C26" "edge2"] + Pad[12500 -32500 12500 -32500 2500 1200 3100 "C27" "C27" "edge2"] + Pad[12500 -37500 12500 -37500 2500 1200 3100 "C28" "C28" "edge2"] + Pad[12500 -42500 12500 -42500 2500 1200 3100 "C29" "C29" "edge2"] + Pad[12500 -47500 12500 -47500 2500 1200 3100 "C30" "C30" "edge2"] + Pad[12500 -52500 12500 -52500 2500 1200 3100 "C31" "C31" "edge2"] + Pad[12500 -57500 12500 -57500 2500 1200 3100 "C32" "C32" "edge2"] + Pad[12500 -62500 12500 -62500 2500 1200 3100 "C33" "C33" "edge2"] + Pad[12500 -67500 12500 -67500 2500 1200 3100 "C34" "C34" "edge2"] + Pad[12500 -72500 12500 -72500 2500 1200 3100 "C35" "C35" "edge2"] + Pad[12500 -77500 12500 -77500 2500 1200 3100 "C36" "C36" "edge2"] + Pad[12500 -82500 12500 -82500 2500 1200 3100 "C37" "C37" "edge2"] + Pad[12500 -87500 12500 -87500 2500 1200 3100 "C38" "C38" "edge2"] + Pad[12500 -92500 12500 -92500 2500 1200 3100 "C39" "C39" "edge2"] + Pad[12500 -97500 12500 -97500 2500 1200 3100 "C40" "C40" "edge2"] + Pad[7500 97500 7500 97500 2500 1200 3100 "D1" "D1" "edge2"] + Pad[7500 92500 7500 92500 2500 1200 3100 "D2" "D2" "edge2"] + Pad[7500 87500 7500 87500 2500 1200 3100 "D3" "D3" "edge2"] + Pad[7500 82500 7500 82500 2500 1200 3100 "D4" "D4" "edge2"] + Pad[7500 77500 7500 77500 2500 1200 3100 "D5" "D5" "edge2"] + Pad[7500 72500 7500 72500 2500 1200 3100 "D6" "D6" "edge2"] + Pad[7500 67500 7500 67500 2500 1200 3100 "D7" "D7" "edge2"] + Pad[7500 62500 7500 62500 2500 1200 3100 "D8" "D8" "edge2"] + Pad[7500 57500 7500 57500 2500 1200 3100 "D9" "D9" "edge2"] + Pad[7500 52500 7500 52500 2500 1200 3100 "D10" "D10" "edge2"] + Pad[7500 47500 7500 47500 2500 1200 3100 "D11" "D11" "edge2"] + Pad[7500 42500 7500 42500 2500 1200 3100 "D12" "D12" "edge2"] + Pad[7500 37500 7500 37500 2500 1200 3100 "D13" "D13" "edge2"] + Pad[7500 32500 7500 32500 2500 1200 3100 "D14" "D14" "edge2"] + Pad[7500 27500 7500 27500 2500 1200 3100 "D15" "D15" "edge2"] + Pad[7500 22500 7500 22500 2500 1200 3100 "D16" "D16" "edge2"] + Pad[7500 17500 7500 17500 2500 1200 3100 "D17" "D17" "edge2"] + Pad[7500 12500 7500 12500 2500 1200 3100 "D18" "D18" "edge2"] + Pad[7500 7500 7500 7500 2500 1200 3100 "D19" "D19" "edge2"] + Pad[7500 2500 7500 2500 2500 1200 3100 "D20" "D20" "edge2"] + Pad[7500 -2500 7500 -2500 2500 1200 3100 "D21" "D21" "edge2"] + Pad[7500 -7500 7500 -7500 2500 1200 3100 "D22" "D22" "edge2"] + Pad[7500 -12500 7500 -12500 2500 1200 3100 "D23" "D23" "edge2"] + Pad[7500 -17500 7500 -17500 2500 1200 3100 "D24" "D24" "edge2"] + Pad[7500 -22500 7500 -22500 2500 1200 3100 "D25" "D25" "edge2"] + Pad[7500 -27500 7500 -27500 2500 1200 3100 "D26" "D26" "edge2"] + Pad[7500 -32500 7500 -32500 2500 1200 3100 "D27" "D27" "edge2"] + Pad[7500 -37500 7500 -37500 2500 1200 3100 "D28" "D28" "edge2"] + Pad[7500 -42500 7500 -42500 2500 1200 3100 "D29" "D29" "edge2"] + Pad[7500 -47500 7500 -47500 2500 1200 3100 "D30" "D30" "edge2"] + Pad[7500 -52500 7500 -52500 2500 1200 3100 "D31" "D31" "edge2"] + Pad[7500 -57500 7500 -57500 2500 1200 3100 "D32" "D32" "edge2"] + Pad[7500 -62500 7500 -62500 2500 1200 3100 "D33" "D33" "edge2"] + Pad[7500 -67500 7500 -67500 2500 1200 3100 "D34" "D34" "edge2"] + Pad[7500 -72500 7500 -72500 2500 1200 3100 "D35" "D35" "edge2"] + Pad[7500 -77500 7500 -77500 2500 1200 3100 "D36" "D36" "edge2"] + Pad[7500 -82500 7500 -82500 2500 1200 3100 "D37" "D37" "edge2"] + Pad[7500 -87500 7500 -87500 2500 1200 3100 "D38" "D38" "edge2"] + Pad[7500 -92500 7500 -92500 2500 1200 3100 "D39" "D39" "edge2"] + Pad[7500 -97500 7500 -97500 2500 1200 3100 "D40" "D40" "edge2"] + Pad[2500 97500 2500 97500 2500 1200 3100 "E1" "E1" "edge2"] + Pad[2500 92500 2500 92500 2500 1200 3100 "E2" "E2" "edge2"] + Pad[2500 87500 2500 87500 2500 1200 3100 "E3" "E3" "edge2"] + Pad[2500 82500 2500 82500 2500 1200 3100 "E4" "E4" "edge2"] + Pad[2500 77500 2500 77500 2500 1200 3100 "E5" "E5" "edge2"] + Pad[2500 72500 2500 72500 2500 1200 3100 "E6" "E6" "edge2"] + Pad[2500 67500 2500 67500 2500 1200 3100 "E7" "E7" "edge2"] + Pad[2500 62500 2500 62500 2500 1200 3100 "E8" "E8" "edge2"] + Pad[2500 57500 2500 57500 2500 1200 3100 "E9" "E9" "edge2"] + Pad[2500 52500 2500 52500 2500 1200 3100 "E10" "E10" "edge2"] + Pad[2500 47500 2500 47500 2500 1200 3100 "E11" "E11" "edge2"] + Pad[2500 42500 2500 42500 2500 1200 3100 "E12" "E12" "edge2"] + Pad[2500 37500 2500 37500 2500 1200 3100 "E13" "E13" "edge2"] + Pad[2500 32500 2500 32500 2500 1200 3100 "E14" "E14" "edge2"] + Pad[2500 27500 2500 27500 2500 1200 3100 "E15" "E15" "edge2"] + Pad[2500 22500 2500 22500 2500 1200 3100 "E16" "E16" "edge2"] + Pad[2500 17500 2500 17500 2500 1200 3100 "E17" "E17" "edge2"] + Pad[2500 12500 2500 12500 2500 1200 3100 "E18" "E18" "edge2"] + Pad[2500 7500 2500 7500 2500 1200 3100 "E19" "E19" "edge2"] + Pad[2500 2500 2500 2500 2500 1200 3100 "E20" "E20" "edge2"] + Pad[2500 -2500 2500 -2500 2500 1200 3100 "E21" "E21" "edge2"] + Pad[2500 -7500 2500 -7500 2500 1200 3100 "E22" "E22" "edge2"] + Pad[2500 -12500 2500 -12500 2500 1200 3100 "E23" "E23" "edge2"] + Pad[2500 -17500 2500 -17500 2500 1200 3100 "E24" "E24" "edge2"] + Pad[2500 -22500 2500 -22500 2500 1200 3100 "E25" "E25" "edge2"] + Pad[2500 -27500 2500 -27500 2500 1200 3100 "E26" "E26" "edge2"] + Pad[2500 -32500 2500 -32500 2500 1200 3100 "E27" "E27" "edge2"] + Pad[2500 -37500 2500 -37500 2500 1200 3100 "E28" "E28" "edge2"] + Pad[2500 -42500 2500 -42500 2500 1200 3100 "E29" "E29" "edge2"] + Pad[2500 -47500 2500 -47500 2500 1200 3100 "E30" "E30" "edge2"] + Pad[2500 -52500 2500 -52500 2500 1200 3100 "E31" "E31" "edge2"] + Pad[2500 -57500 2500 -57500 2500 1200 3100 "E32" "E32" "edge2"] + Pad[2500 -62500 2500 -62500 2500 1200 3100 "E33" "E33" "edge2"] + Pad[2500 -67500 2500 -67500 2500 1200 3100 "E34" "E34" "edge2"] + Pad[2500 -72500 2500 -72500 2500 1200 3100 "E35" "E35" "edge2"] + Pad[2500 -77500 2500 -77500 2500 1200 3100 "E36" "E36" "edge2"] + Pad[2500 -82500 2500 -82500 2500 1200 3100 "E37" "E37" "edge2"] + Pad[2500 -87500 2500 -87500 2500 1200 3100 "E38" "E38" "edge2"] + Pad[2500 -92500 2500 -92500 2500 1200 3100 "E39" "E39" "edge2"] + Pad[2500 -97500 2500 -97500 2500 1200 3100 "E40" "E40" "edge2"] + Pad[-2500 97500 -2500 97500 2500 1200 3100 "F1" "F1" ""] + Pad[-2500 92500 -2500 92500 2500 1200 3100 "F2" "F2" ""] + Pad[-2500 87500 -2500 87500 2500 1200 3100 "F3" "F3" ""] + Pad[-2500 82500 -2500 82500 2500 1200 3100 "F4" "F4" ""] + Pad[-2500 77500 -2500 77500 2500 1200 3100 "F5" "F5" ""] + Pad[-2500 72500 -2500 72500 2500 1200 3100 "F6" "F6" ""] + Pad[-2500 67500 -2500 67500 2500 1200 3100 "F7" "F7" ""] + Pad[-2500 62500 -2500 62500 2500 1200 3100 "F8" "F8" ""] + Pad[-2500 57500 -2500 57500 2500 1200 3100 "F9" "F9" ""] + Pad[-2500 52500 -2500 52500 2500 1200 3100 "F10" "F10" ""] + Pad[-2500 47500 -2500 47500 2500 1200 3100 "F11" "F11" ""] + Pad[-2500 42500 -2500 42500 2500 1200 3100 "F12" "F12" ""] + Pad[-2500 37500 -2500 37500 2500 1200 3100 "F13" "F13" ""] + Pad[-2500 32500 -2500 32500 2500 1200 3100 "F14" "F14" ""] + Pad[-2500 27500 -2500 27500 2500 1200 3100 "F15" "F15" ""] + Pad[-2500 22500 -2500 22500 2500 1200 3100 "F16" "F16" ""] + Pad[-2500 17500 -2500 17500 2500 1200 3100 "F17" "F17" ""] + Pad[-2500 12500 -2500 12500 2500 1200 3100 "F18" "F18" ""] + Pad[-2500 7500 -2500 7500 2500 1200 3100 "F19" "F19" ""] + Pad[-2500 2500 -2500 2500 2500 1200 3100 "F20" "F20" ""] + Pad[-2500 -2500 -2500 -2500 2500 1200 3100 "F21" "F21" ""] + Pad[-2500 -7500 -2500 -7500 2500 1200 3100 "F22" "F22" ""] + Pad[-2500 -12500 -2500 -12500 2500 1200 3100 "F23" "F23" ""] + Pad[-2500 -17500 -2500 -17500 2500 1200 3100 "F24" "F24" ""] + Pad[-2500 -22500 -2500 -22500 2500 1200 3100 "F25" "F25" ""] + Pad[-2500 -27500 -2500 -27500 2500 1200 3100 "F26" "F26" ""] + Pad[-2500 -32500 -2500 -32500 2500 1200 3100 "F27" "F27" ""] + Pad[-2500 -37500 -2500 -37500 2500 1200 3100 "F28" "F28" ""] + Pad[-2500 -42500 -2500 -42500 2500 1200 3100 "F29" "F29" ""] + Pad[-2500 -47500 -2500 -47500 2500 1200 3100 "F30" "F30" ""] + Pad[-2500 -52500 -2500 -52500 2500 1200 3100 "F31" "F31" ""] + Pad[-2500 -57500 -2500 -57500 2500 1200 3100 "F32" "F32" ""] + Pad[-2500 -62500 -2500 -62500 2500 1200 3100 "F33" "F33" ""] + Pad[-2500 -67500 -2500 -67500 2500 1200 3100 "F34" "F34" ""] + Pad[-2500 -72500 -2500 -72500 2500 1200 3100 "F35" "F35" ""] + Pad[-2500 -77500 -2500 -77500 2500 1200 3100 "F36" "F36" ""] + Pad[-2500 -82500 -2500 -82500 2500 1200 3100 "F37" "F37" ""] + Pad[-2500 -87500 -2500 -87500 2500 1200 3100 "F38" "F38" ""] + Pad[-2500 -92500 -2500 -92500 2500 1200 3100 "F39" "F39" ""] + Pad[-2500 -97500 -2500 -97500 2500 1200 3100 "F40" "F40" ""] + Pad[-7500 97500 -7500 97500 2500 1200 3100 "G1" "G1" ""] + Pad[-7500 92500 -7500 92500 2500 1200 3100 "G2" "G2" ""] + Pad[-7500 87500 -7500 87500 2500 1200 3100 "G3" "G3" ""] + Pad[-7500 82500 -7500 82500 2500 1200 3100 "G4" "G4" ""] + Pad[-7500 77500 -7500 77500 2500 1200 3100 "G5" "G5" ""] + Pad[-7500 72500 -7500 72500 2500 1200 3100 "G6" "G6" ""] + Pad[-7500 67500 -7500 67500 2500 1200 3100 "G7" "G7" ""] + Pad[-7500 62500 -7500 62500 2500 1200 3100 "G8" "G8" ""] + Pad[-7500 57500 -7500 57500 2500 1200 3100 "G9" "G9" ""] + Pad[-7500 52500 -7500 52500 2500 1200 3100 "G10" "G10" ""] + Pad[-7500 47500 -7500 47500 2500 1200 3100 "G11" "G11" ""] + Pad[-7500 42500 -7500 42500 2500 1200 3100 "G12" "G12" ""] + Pad[-7500 37500 -7500 37500 2500 1200 3100 "G13" "G13" ""] + Pad[-7500 32500 -7500 32500 2500 1200 3100 "G14" "G14" ""] + Pad[-7500 27500 -7500 27500 2500 1200 3100 "G15" "G15" ""] + Pad[-7500 22500 -7500 22500 2500 1200 3100 "G16" "G16" ""] + Pad[-7500 17500 -7500 17500 2500 1200 3100 "G17" "G17" ""] + Pad[-7500 12500 -7500 12500 2500 1200 3100 "G18" "G18" ""] + Pad[-7500 7500 -7500 7500 2500 1200 3100 "G19" "G19" ""] + Pad[-7500 2500 -7500 2500 2500 1200 3100 "G20" "G20" ""] + Pad[-7500 -2500 -7500 -2500 2500 1200 3100 "G21" "G21" ""] + Pad[-7500 -7500 -7500 -7500 2500 1200 3100 "G22" "G22" ""] + Pad[-7500 -12500 -7500 -12500 2500 1200 3100 "G23" "G23" ""] + Pad[-7500 -17500 -7500 -17500 2500 1200 3100 "G24" "G24" ""] + Pad[-7500 -22500 -7500 -22500 2500 1200 3100 "G25" "G25" ""] + Pad[-7500 -27500 -7500 -27500 2500 1200 3100 "G26" "G26" ""] + Pad[-7500 -32500 -7500 -32500 2500 1200 3100 "G27" "G27" ""] + Pad[-7500 -37500 -7500 -37500 2500 1200 3100 "G28" "G28" ""] + Pad[-7500 -42500 -7500 -42500 2500 1200 3100 "G29" "G29" ""] + Pad[-7500 -47500 -7500 -47500 2500 1200 3100 "G30" "G30" ""] + Pad[-7500 -52500 -7500 -52500 2500 1200 3100 "G31" "G31" ""] + Pad[-7500 -57500 -7500 -57500 2500 1200 3100 "G32" "G32" ""] + Pad[-7500 -62500 -7500 -62500 2500 1200 3100 "G33" "G33" ""] + Pad[-7500 -67500 -7500 -67500 2500 1200 3100 "G34" "G34" ""] + Pad[-7500 -72500 -7500 -72500 2500 1200 3100 "G35" "G35" ""] + Pad[-7500 -77500 -7500 -77500 2500 1200 3100 "G36" "G36" ""] + Pad[-7500 -82500 -7500 -82500 2500 1200 3100 "G37" "G37" ""] + Pad[-7500 -87500 -7500 -87500 2500 1200 3100 "G38" "G38" ""] + Pad[-7500 -92500 -7500 -92500 2500 1200 3100 "G39" "G39" ""] + Pad[-7500 -97500 -7500 -97500 2500 1200 3100 "G40" "G40" ""] + Pad[-12500 97500 -12500 97500 2500 1200 3100 "H1" "H1" ""] + Pad[-12500 92500 -12500 92500 2500 1200 3100 "H2" "H2" ""] + Pad[-12500 87500 -12500 87500 2500 1200 3100 "H3" "H3" ""] + Pad[-12500 82500 -12500 82500 2500 1200 3100 "H4" "H4" ""] + Pad[-12500 77500 -12500 77500 2500 1200 3100 "H5" "H5" ""] + Pad[-12500 72500 -12500 72500 2500 1200 3100 "H6" "H6" ""] + Pad[-12500 67500 -12500 67500 2500 1200 3100 "H7" "H7" ""] + Pad[-12500 62500 -12500 62500 2500 1200 3100 "H8" "H8" ""] + Pad[-12500 57500 -12500 57500 2500 1200 3100 "H9" "H9" ""] + Pad[-12500 52500 -12500 52500 2500 1200 3100 "H10" "H10" ""] + Pad[-12500 47500 -12500 47500 2500 1200 3100 "H11" "H11" ""] + Pad[-12500 42500 -12500 42500 2500 1200 3100 "H12" "H12" ""] + Pad[-12500 37500 -12500 37500 2500 1200 3100 "H13" "H13" ""] + Pad[-12500 32500 -12500 32500 2500 1200 3100 "H14" "H14" ""] + Pad[-12500 27500 -12500 27500 2500 1200 3100 "H15" "H15" ""] + Pad[-12500 22500 -12500 22500 2500 1200 3100 "H16" "H16" ""] + Pad[-12500 17500 -12500 17500 2500 1200 3100 "H17" "H17" ""] + Pad[-12500 12500 -12500 12500 2500 1200 3100 "H18" "H18" ""] + Pad[-12500 7500 -12500 7500 2500 1200 3100 "H19" "H19" ""] + Pad[-12500 2500 -12500 2500 2500 1200 3100 "H20" "H20" ""] + Pad[-12500 -2500 -12500 -2500 2500 1200 3100 "H21" "H21" ""] + Pad[-12500 -7500 -12500 -7500 2500 1200 3100 "H22" "H22" ""] + Pad[-12500 -12500 -12500 -12500 2500 1200 3100 "H23" "H23" ""] + Pad[-12500 -17500 -12500 -17500 2500 1200 3100 "H24" "H24" ""] + Pad[-12500 -22500 -12500 -22500 2500 1200 3100 "H25" "H25" ""] + Pad[-12500 -27500 -12500 -27500 2500 1200 3100 "H26" "H26" ""] + Pad[-12500 -32500 -12500 -32500 2500 1200 3100 "H27" "H27" ""] + Pad[-12500 -37500 -12500 -37500 2500 1200 3100 "H28" "H28" ""] + Pad[-12500 -42500 -12500 -42500 2500 1200 3100 "H29" "H29" ""] + Pad[-12500 -47500 -12500 -47500 2500 1200 3100 "H30" "H30" ""] + Pad[-12500 -52500 -12500 -52500 2500 1200 3100 "H31" "H31" ""] + Pad[-12500 -57500 -12500 -57500 2500 1200 3100 "H32" "H32" ""] + Pad[-12500 -62500 -12500 -62500 2500 1200 3100 "H33" "H33" ""] + Pad[-12500 -67500 -12500 -67500 2500 1200 3100 "H34" "H34" ""] + Pad[-12500 -72500 -12500 -72500 2500 1200 3100 "H35" "H35" ""] + Pad[-12500 -77500 -12500 -77500 2500 1200 3100 "H36" "H36" ""] + Pad[-12500 -82500 -12500 -82500 2500 1200 3100 "H37" "H37" ""] + Pad[-12500 -87500 -12500 -87500 2500 1200 3100 "H38" "H38" ""] + Pad[-12500 -92500 -12500 -92500 2500 1200 3100 "H39" "H39" ""] + Pad[-12500 -97500 -12500 -97500 2500 1200 3100 "H40" "H40" ""] + Pad[-17500 97500 -17500 97500 2500 1200 3100 "J1" "J1" ""] + Pad[-17500 92500 -17500 92500 2500 1200 3100 "J2" "J2" ""] + Pad[-17500 87500 -17500 87500 2500 1200 3100 "J3" "J3" ""] + Pad[-17500 82500 -17500 82500 2500 1200 3100 "J4" "J4" ""] + Pad[-17500 77500 -17500 77500 2500 1200 3100 "J5" "J5" ""] + Pad[-17500 72500 -17500 72500 2500 1200 3100 "J6" "J6" ""] + Pad[-17500 67500 -17500 67500 2500 1200 3100 "J7" "J7" ""] + Pad[-17500 62500 -17500 62500 2500 1200 3100 "J8" "J8" ""] + Pad[-17500 57500 -17500 57500 2500 1200 3100 "J9" "J9" ""] + Pad[-17500 52500 -17500 52500 2500 1200 3100 "J10" "J10" ""] + Pad[-17500 47500 -17500 47500 2500 1200 3100 "J11" "J11" ""] + Pad[-17500 42500 -17500 42500 2500 1200 3100 "J12" "J12" ""] + Pad[-17500 37500 -17500 37500 2500 1200 3100 "J13" "J13" ""] + Pad[-17500 32500 -17500 32500 2500 1200 3100 "J14" "J14" ""] + Pad[-17500 27500 -17500 27500 2500 1200 3100 "J15" "J15" ""] + Pad[-17500 22500 -17500 22500 2500 1200 3100 "J16" "J16" ""] + Pad[-17500 17500 -17500 17500 2500 1200 3100 "J17" "J17" ""] + Pad[-17500 12500 -17500 12500 2500 1200 3100 "J18" "J18" ""] + Pad[-17500 7500 -17500 7500 2500 1200 3100 "J19" "J19" ""] + Pad[-17500 2500 -17500 2500 2500 1200 3100 "J20" "J20" ""] + Pad[-17500 -2500 -17500 -2500 2500 1200 3100 "J21" "J21" ""] + Pad[-17500 -7500 -17500 -7500 2500 1200 3100 "J22" "J22" ""] + Pad[-17500 -12500 -17500 -12500 2500 1200 3100 "J23" "J23" ""] + Pad[-17500 -17500 -17500 -17500 2500 1200 3100 "J24" "J24" ""] + Pad[-17500 -22500 -17500 -22500 2500 1200 3100 "J25" "J25" ""] + Pad[-17500 -27500 -17500 -27500 2500 1200 3100 "J26" "J26" ""] + Pad[-17500 -32500 -17500 -32500 2500 1200 3100 "J27" "J27" ""] + Pad[-17500 -37500 -17500 -37500 2500 1200 3100 "J28" "J28" ""] + Pad[-17500 -42500 -17500 -42500 2500 1200 3100 "J29" "J29" ""] + Pad[-17500 -47500 -17500 -47500 2500 1200 3100 "J30" "J30" ""] + Pad[-17500 -52500 -17500 -52500 2500 1200 3100 "J31" "J31" ""] + Pad[-17500 -57500 -17500 -57500 2500 1200 3100 "J32" "J32" ""] + Pad[-17500 -62500 -17500 -62500 2500 1200 3100 "J33" "J33" ""] + Pad[-17500 -67500 -17500 -67500 2500 1200 3100 "J34" "J34" ""] + Pad[-17500 -72500 -17500 -72500 2500 1200 3100 "J35" "J35" ""] + Pad[-17500 -77500 -17500 -77500 2500 1200 3100 "J36" "J36" ""] + Pad[-17500 -82500 -17500 -82500 2500 1200 3100 "J37" "J37" ""] + Pad[-17500 -87500 -17500 -87500 2500 1200 3100 "J38" "J38" ""] + Pad[-17500 -92500 -17500 -92500 2500 1200 3100 "J39" "J39" ""] + Pad[-17500 -97500 -17500 -97500 2500 1200 3100 "J40" "J40" ""] + Pad[-22500 97500 -22500 97500 2500 1200 3100 "K1" "K1" ""] + Pad[-22500 92500 -22500 92500 2500 1200 3100 "K2" "K2" ""] + Pad[-22500 87500 -22500 87500 2500 1200 3100 "K3" "K3" ""] + Pad[-22500 82500 -22500 82500 2500 1200 3100 "K4" "K4" ""] + Pad[-22500 77500 -22500 77500 2500 1200 3100 "K5" "K5" ""] + Pad[-22500 72500 -22500 72500 2500 1200 3100 "K6" "K6" ""] + Pad[-22500 67500 -22500 67500 2500 1200 3100 "K7" "K7" ""] + Pad[-22500 62500 -22500 62500 2500 1200 3100 "K8" "K8" ""] + Pad[-22500 57500 -22500 57500 2500 1200 3100 "K9" "K9" ""] + Pad[-22500 52500 -22500 52500 2500 1200 3100 "K10" "K10" ""] + Pad[-22500 47500 -22500 47500 2500 1200 3100 "K11" "K11" ""] + Pad[-22500 42500 -22500 42500 2500 1200 3100 "K12" "K12" ""] + Pad[-22500 37500 -22500 37500 2500 1200 3100 "K13" "K13" ""] + Pad[-22500 32500 -22500 32500 2500 1200 3100 "K14" "K14" ""] + Pad[-22500 27500 -22500 27500 2500 1200 3100 "K15" "K15" ""] + Pad[-22500 22500 -22500 22500 2500 1200 3100 "K16" "K16" ""] + Pad[-22500 17500 -22500 17500 2500 1200 3100 "K17" "K17" ""] + Pad[-22500 12500 -22500 12500 2500 1200 3100 "K18" "K18" ""] + Pad[-22500 7500 -22500 7500 2500 1200 3100 "K19" "K19" ""] + Pad[-22500 2500 -22500 2500 2500 1200 3100 "K20" "K20" ""] + Pad[-22500 -2500 -22500 -2500 2500 1200 3100 "K21" "K21" ""] + Pad[-22500 -7500 -22500 -7500 2500 1200 3100 "K22" "K22" ""] + Pad[-22500 -12500 -22500 -12500 2500 1200 3100 "K23" "K23" ""] + Pad[-22500 -17500 -22500 -17500 2500 1200 3100 "K24" "K24" ""] + Pad[-22500 -22500 -22500 -22500 2500 1200 3100 "K25" "K25" ""] + Pad[-22500 -27500 -22500 -27500 2500 1200 3100 "K26" "K26" ""] + Pad[-22500 -32500 -22500 -32500 2500 1200 3100 "K27" "K27" ""] + Pad[-22500 -37500 -22500 -37500 2500 1200 3100 "K28" "K28" ""] + Pad[-22500 -42500 -22500 -42500 2500 1200 3100 "K29" "K29" ""] + Pad[-22500 -47500 -22500 -47500 2500 1200 3100 "K30" "K30" ""] + Pad[-22500 -52500 -22500 -52500 2500 1200 3100 "K31" "K31" ""] + Pad[-22500 -57500 -22500 -57500 2500 1200 3100 "K32" "K32" ""] + Pad[-22500 -62500 -22500 -62500 2500 1200 3100 "K33" "K33" ""] + Pad[-22500 -67500 -22500 -67500 2500 1200 3100 "K34" "K34" ""] + Pad[-22500 -72500 -22500 -72500 2500 1200 3100 "K35" "K35" ""] + Pad[-22500 -77500 -22500 -77500 2500 1200 3100 "K36" "K36" ""] + Pad[-22500 -82500 -22500 -82500 2500 1200 3100 "K37" "K37" ""] + Pad[-22500 -87500 -22500 -87500 2500 1200 3100 "K38" "K38" ""] + Pad[-22500 -92500 -22500 -92500 2500 1200 3100 "K39" "K39" ""] + Pad[-22500 -97500 -22500 -97500 2500 1200 3100 "K40" "K40" ""] + ElementLine [28900 -109800 28900 109800 1000] + ElementLine [-28900 109800 28900 109800 1000] + ElementLine [-28900 -109800 -28900 109800 1000] + ElementLine [-28900 -109800 28900 -109800 1000] + ElementLine [-28900 109800 -32840 113740 1000] + + ) + +Element["" "" "" "" 295276 352362 0 -7937 0 100 ""] +( + Pad[-13050 -7500 -5650 -7500 2000 1200 2600 "1" "1" "square"] + Pad[-13050 -2500 -5650 -2500 2000 1200 2600 "2" "2" "square"] + Pad[-13050 2500 -5650 2500 2000 1200 2600 "3" "3" "square"] + Pad[-13050 7500 -5650 7500 2000 1200 2600 "4" "4" "square"] + Pad[5650 7500 13050 7500 2000 1200 2600 "5" "5" "square,edge2"] + Pad[5650 2500 13050 2500 2000 1200 2600 "6" "6" "square,edge2"] + Pad[5650 -2500 13050 -2500 2000 1200 2600 "7" "7" "square,edge2"] + Pad[5650 -7500 13050 -7500 2000 1200 2600 "8" "8" "square,edge2"] + ElementLine [3150 10000 -3150 10000 1000] + ElementLine [-3150 10000 -3150 -9000 1000] + ElementLine [-3150 -9000 -2150 -10000 1000] + ElementLine [-2150 -10000 3150 -10000 1000] + ElementLine [3150 -10000 3150 10000 1000] + + ) + +Element["" "" "J1" "" 23622 27559 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J2" "" 23622 82677 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J3" "" 23622 137795 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J4" "" 23622 192913 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J5" "" 23622 248031 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J6" "" 23622 303150 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J7" "" 23622 358268 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J8" "" 23622 413386 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J9" "" 23622 468504 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J10" "" 23622 523622 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "" "J11" "" 23622 578740 26936 -2200 3 160 ""] +( + Pin[10000 10000 10000 3000 13000 6000 "" "5" ""] + Pin[-10000 10000 10000 3000 13000 6000 "" "4" ""] + Pin[-10000 -10000 10000 3000 13000 6000 "" "3" ""] + Pin[10000 -10000 10000 3000 13000 6000 "" "2" ""] + Pin[0 0 10000 3000 13000 6000 "" "1" ""] + ElementLine [-15000 15000 15000 15000 1000] + ElementLine [15000 -15000 15000 15000 1000] + ElementLine [-15000 -15000 -15000 15000 1000] + ElementLine [-15000 -15000 15000 -15000 1000] + + ) + +Element["" "Header connector, ribbon cable numbering" "" "HEADER12_2" 255906 19685 21000 -5000 3 100 ""] +( + Pin[0 0 6000 3000 6600 3800 "1" "1" "square"] + Pin[10000 0 6000 3000 6600 3800 "2" "2" ""] + Pin[0 10000 6000 3000 6600 3800 "3" "3" ""] + Pin[10000 10000 6000 3000 6600 3800 "4" "4" ""] + Pin[0 20000 6000 3000 6600 3800 "5" "5" ""] + Pin[10000 20000 6000 3000 6600 3800 "6" "6" ""] + Pin[0 30000 6000 3000 6600 3800 "7" "7" ""] + Pin[10000 30000 6000 3000 6600 3800 "8" "8" ""] + Pin[0 40000 6000 3000 6600 3800 "9" "9" ""] + Pin[10000 40000 6000 3000 6600 3800 "10" "10" ""] + Pin[0 50000 6000 3000 6600 3800 "11" "11" ""] + Pin[10000 50000 6000 3000 6600 3800 "12" "12" ""] + ElementLine [-5000 -5000 -5000 55000 1000] + ElementLine [-5000 55000 15000 55000 1000] + ElementLine [15000 55000 15000 -5000 1000] + ElementLine [15000 -5000 -5000 -5000 1000] + ElementLine [-5000 5000 5000 5000 1000] + ElementLine [5000 5000 5000 -5000 1000] + + ) + +Element["" "" "U1" "" 157480 110236 -17717 -25654 0 100 ""] +( + Pad[-17972 -10829 -14312 -10829 1063 1200 1663 "1" "1" "square"] + Pad[-17972 -8860 -14312 -8860 1063 1200 1663 "2" "2" "square"] + Pad[-17972 -6891 -14312 -6891 1063 1200 1663 "3" "3" "square"] + Pad[-17972 -4922 -14312 -4922 1063 1200 1663 "4" "4" "square"] + Pad[-17972 -2953 -14312 -2953 1063 1200 1663 "5" "5" "square"] + Pad[-17972 -984 -14312 -984 1063 1200 1663 "6" "6" "square"] + Pad[-17972 985 -14312 985 1063 1200 1663 "7" "7" "square"] + Pad[-17972 2954 -14312 2954 1063 1200 1663 "8" "8" "square"] + Pad[-17972 4923 -14312 4923 1063 1200 1663 "9" "9" "square"] + Pad[-17972 6892 -14312 6892 1063 1200 1663 "10" "10" "square"] + Pad[-17972 8861 -14312 8861 1063 1200 1663 "11" "11" "square"] + Pad[-17972 10830 -14312 10830 1063 1200 1663 "12" "12" "square"] + Pad[14311 10829 17971 10829 1063 1200 1663 "25" "25" "square,edge2"] + Pad[14311 8860 17971 8860 1063 1200 1663 "26" "26" "square,edge2"] + Pad[14311 6891 17971 6891 1063 1200 1663 "27" "27" "square,edge2"] + Pad[14311 4922 17971 4922 1063 1200 1663 "28" "28" "square,edge2"] + Pad[14311 2953 17971 2953 1063 1200 1663 "29" "29" "square,edge2"] + Pad[14311 984 17971 984 1063 1200 1663 "30" "30" "square,edge2"] + Pad[14311 -985 17971 -985 1063 1200 1663 "31" "31" "square,edge2"] + Pad[14311 -2954 17971 -2954 1063 1200 1663 "32" "32" "square,edge2"] + Pad[14311 -4923 17971 -4923 1063 1200 1663 "33" "33" "square,edge2"] + Pad[14311 -6892 17971 -6892 1063 1200 1663 "34" "34" "square,edge2"] + Pad[14311 -8861 17971 -8861 1063 1200 1663 "35" "35" "square,edge2"] + Pad[14311 -10830 17971 -10830 1063 1200 1663 "36" "36" "square,edge2"] + Pad[-10829 14311 -10829 17971 1063 1200 1663 "13" "13" "square,edge2"] + Pad[-8860 14311 -8860 17971 1063 1200 1663 "14" "14" "square,edge2"] + Pad[-6891 14311 -6891 17971 1063 1200 1663 "15" "15" "square,edge2"] + Pad[-4922 14311 -4922 17971 1063 1200 1663 "16" "16" "square,edge2"] + Pad[-2953 14311 -2953 17971 1063 1200 1663 "17" "17" "square,edge2"] + Pad[-984 14311 -984 17971 1063 1200 1663 "18" "18" "square,edge2"] + Pad[985 14311 985 17971 1063 1200 1663 "19" "19" "square,edge2"] + Pad[2954 14311 2954 17971 1063 1200 1663 "20" "20" "square,edge2"] + Pad[4923 14311 4923 17971 1063 1200 1663 "21" "21" "square,edge2"] + Pad[6892 14311 6892 17971 1063 1200 1663 "22" "22" "square,edge2"] + Pad[8861 14311 8861 17971 1063 1200 1663 "23" "23" "square,edge2"] + Pad[10830 14311 10830 17971 1063 1200 1663 "24" "24" "square,edge2"] + Pad[10829 -17972 10829 -14312 1063 1200 1663 "37" "37" "square"] + Pad[8860 -17972 8860 -14312 1063 1200 1663 "38" "38" "square"] + Pad[6891 -17972 6891 -14312 1063 1200 1663 "39" "39" "square"] + Pad[4922 -17972 4922 -14312 1063 1200 1663 "40" "40" "square"] + Pad[2953 -17972 2953 -14312 1063 1200 1663 "41" "41" "square"] + Pad[984 -17972 984 -14312 1063 1200 1663 "42" "42" "square"] + Pad[-985 -17972 -985 -14312 1063 1200 1663 "43" "43" "square"] + Pad[-2954 -17972 -2954 -14312 1063 1200 1663 "44" "44" "square"] + Pad[-4923 -17972 -4923 -14312 1063 1200 1663 "45" "45" "square"] + Pad[-6892 -17972 -6892 -14312 1063 1200 1663 "46" "46" "square"] + Pad[-8861 -17972 -8861 -14312 1063 1200 1663 "47" "47" "square"] + Pad[-10830 -17972 -10830 -14312 1063 1200 1663 "48" "48" "square"] + Pad[0 0 0 0 15748 1200 16348 "49" "49" "square,edge2"] + ElementLine [12795 12795 -12795 12795 1000] + ElementLine [-12795 12795 -12795 -12795 1000] + ElementLine [-12795 -12795 12795 -12795 1000] + ElementLine [12795 -12795 12795 12795 1000] + ElementLine [-12795 -12795 -16735 -16735 1000] + + ) + +Element["" "Header connector, ribbon cable numbering" "" "HEADER12_2" 222441 608268 -5000 -21000 0 100 ""] +( + Pin[0 0 6000 3000 6600 3800 "1" "1" "square,edge2"] + Pin[0 -10000 6000 3000 6600 3800 "2" "2" "edge2"] + Pin[10000 0 6000 3000 6600 3800 "3" "3" "edge2"] + Pin[10000 -10000 6000 3000 6600 3800 "4" "4" "edge2"] + Pin[20000 0 6000 3000 6600 3800 "5" "5" "edge2"] + Pin[20000 -10000 6000 3000 6600 3800 "6" "6" "edge2"] + Pin[30000 0 6000 3000 6600 3800 "7" "7" "edge2"] + Pin[30000 -10000 6000 3000 6600 3800 "8" "8" "edge2"] + Pin[40000 0 6000 3000 6600 3800 "9" "9" "edge2"] + Pin[40000 -10000 6000 3000 6600 3800 "10" "10" "edge2"] + Pin[50000 0 6000 3000 6600 3800 "11" "11" "edge2"] + Pin[50000 -10000 6000 3000 6600 3800 "12" "12" "edge2"] + ElementLine [-5000 5000 55000 5000 1000] + ElementLine [55000 -15000 55000 5000 1000] + ElementLine [-5000 -15000 55000 -15000 1000] + ElementLine [-5000 -15000 -5000 5000 1000] + ElementLine [5000 -5000 5000 5000 1000] + ElementLine [-5000 -5000 5000 -5000 1000] + + ) + +Element["" "" "U7" "" 157480 578740 -15748 -23685 0 100 ""] +( + Pad[-17972 -10829 -14312 -10829 1063 1200 1663 "1" "1" "square"] + Pad[-17972 -8860 -14312 -8860 1063 1200 1663 "2" "2" "square"] + Pad[-17972 -6891 -14312 -6891 1063 1200 1663 "3" "3" "square"] + Pad[-17972 -4922 -14312 -4922 1063 1200 1663 "4" "4" "square"] + Pad[-17972 -2953 -14312 -2953 1063 1200 1663 "5" "5" "square"] + Pad[-17972 -984 -14312 -984 1063 1200 1663 "6" "6" "square"] + Pad[-17972 985 -14312 985 1063 1200 1663 "7" "7" "square"] + Pad[-17972 2954 -14312 2954 1063 1200 1663 "8" "8" "square"] + Pad[-17972 4923 -14312 4923 1063 1200 1663 "9" "9" "square"] + Pad[-17972 6892 -14312 6892 1063 1200 1663 "10" "10" "square"] + Pad[-17972 8861 -14312 8861 1063 1200 1663 "11" "11" "square"] + Pad[-17972 10830 -14312 10830 1063 1200 1663 "12" "12" "square"] + Pad[14311 10829 17971 10829 1063 1200 1663 "25" "25" "square,edge2"] + Pad[14311 8860 17971 8860 1063 1200 1663 "26" "26" "square,edge2"] + Pad[14311 6891 17971 6891 1063 1200 1663 "27" "27" "square,edge2"] + Pad[14311 4922 17971 4922 1063 1200 1663 "28" "28" "square,edge2"] + Pad[14311 2953 17971 2953 1063 1200 1663 "29" "29" "square,edge2"] + Pad[14311 984 17971 984 1063 1200 1663 "30" "30" "square,edge2"] + Pad[14311 -985 17971 -985 1063 1200 1663 "31" "31" "square,edge2"] + Pad[14311 -2954 17971 -2954 1063 1200 1663 "32" "32" "square,edge2"] + Pad[14311 -4923 17971 -4923 1063 1200 1663 "33" "33" "square,edge2"] + Pad[14311 -6892 17971 -6892 1063 1200 1663 "34" "34" "square,edge2"] + Pad[14311 -8861 17971 -8861 1063 1200 1663 "35" "35" "square,edge2"] + Pad[14311 -10830 17971 -10830 1063 1200 1663 "36" "36" "square,edge2"] + Pad[-10829 14311 -10829 17971 1063 1200 1663 "13" "13" "square,edge2"] + Pad[-8860 14311 -8860 17971 1063 1200 1663 "14" "14" "square,edge2"] + Pad[-6891 14311 -6891 17971 1063 1200 1663 "15" "15" "square,edge2"] + Pad[-4922 14311 -4922 17971 1063 1200 1663 "16" "16" "square,edge2"] + Pad[-2953 14311 -2953 17971 1063 1200 1663 "17" "17" "square,edge2"] + Pad[-984 14311 -984 17971 1063 1200 1663 "18" "18" "square,edge2"] + Pad[985 14311 985 17971 1063 1200 1663 "19" "19" "square,edge2"] + Pad[2954 14311 2954 17971 1063 1200 1663 "20" "20" "square,edge2"] + Pad[4923 14311 4923 17971 1063 1200 1663 "21" "21" "square,edge2"] + Pad[6892 14311 6892 17971 1063 1200 1663 "22" "22" "square,edge2"] + Pad[8861 14311 8861 17971 1063 1200 1663 "23" "23" "square,edge2"] + Pad[10830 14311 10830 17971 1063 1200 1663 "24" "24" "square,edge2"] + Pad[10829 -17972 10829 -14312 1063 1200 1663 "37" "37" "square"] + Pad[8860 -17972 8860 -14312 1063 1200 1663 "38" "38" "square"] + Pad[6891 -17972 6891 -14312 1063 1200 1663 "39" "39" "square"] + Pad[4922 -17972 4922 -14312 1063 1200 1663 "40" "40" "square"] + Pad[2953 -17972 2953 -14312 1063 1200 1663 "41" "41" "square"] + Pad[984 -17972 984 -14312 1063 1200 1663 "42" "42" "square"] + Pad[-985 -17972 -985 -14312 1063 1200 1663 "43" "43" "square"] + Pad[-2954 -17972 -2954 -14312 1063 1200 1663 "44" "44" "square"] + Pad[-4923 -17972 -4923 -14312 1063 1200 1663 "45" "45" "square"] + Pad[-6892 -17972 -6892 -14312 1063 1200 1663 "46" "46" "square"] + Pad[-8861 -17972 -8861 -14312 1063 1200 1663 "47" "47" "square"] + Pad[-10830 -17972 -10830 -14312 1063 1200 1663 "48" "48" "square"] + Pad[0 0 0 0 15748 1200 16348 "49" "49" "square,edge2"] + ElementLine [12795 12795 -12795 12795 1000] + ElementLine [-12795 12795 -12795 -12795 1000] + ElementLine [-12795 -12795 12795 -12795 1000] + ElementLine [12795 -12795 12795 12795 1000] + ElementLine [-12795 -12795 -16735 -16735 1000] + + ) + +Element["" "QFN72EP" "U6" "Val" 157480 496063 -19685 -31496 0 100 ""] +( + Pad[-24016 -16732 -20866 -16732 1181 1200 1781 "1" "1" "square"] + Pad[-24016 -14764 -20866 -14764 1181 1200 1781 "2" "2" "square"] + Pad[-24016 -12795 -20866 -12795 1181 1200 1781 "3" "3" "square"] + Pad[-24016 -10827 -20866 -10827 1181 1200 1781 "4" "4" "square"] + Pad[-24016 -8858 -20866 -8858 1181 1200 1781 "5" "5" "square"] + Pad[-24016 -6890 -20866 -6890 1181 1200 1781 "6" "6" "square"] + Pad[-24016 -4921 -20866 -4921 1181 1200 1781 "7" "7" "square"] + Pad[-24016 -2953 -20866 -2953 1181 1200 1781 "8" "8" "square"] + Pad[-24016 -984 -20866 -984 1181 1200 1781 "9" "9" "square"] + Pad[-24016 984 -20866 984 1181 1200 1781 "10" "10" "square"] + Pad[-24016 2953 -20866 2953 1181 1200 1781 "11" "11" "square"] + Pad[-24016 4921 -20866 4921 1181 1200 1781 "12" "12" "square"] + Pad[-24016 6890 -20866 6890 1181 1200 1781 "13" "13" "square"] + Pad[-24016 8858 -20866 8858 1181 1200 1781 "14" "14" "square"] + Pad[-24016 10827 -20866 10827 1181 1200 1781 "15" "15" "square"] + Pad[-24016 12795 -20866 12795 1181 1200 1781 "16" "16" "square"] + Pad[-24016 14764 -20866 14764 1181 1200 1781 "17" "17" "square"] + Pad[-24016 16732 -20866 16732 1181 1200 1781 "18" "18" "square"] + Pad[20866 16732 24016 16732 1181 1200 1781 "37" "37" "square,edge2"] + Pad[20866 14764 24016 14764 1181 1200 1781 "38" "38" "square,edge2"] + Pad[20866 12795 24016 12795 1181 1200 1781 "39" "39" "square,edge2"] + Pad[20866 10827 24016 10827 1181 1200 1781 "40" "40" "square,edge2"] + Pad[20866 8858 24016 8858 1181 1200 1781 "41" "41" "square,edge2"] + Pad[20866 6890 24016 6890 1181 1200 1781 "42" "42" "square,edge2"] + Pad[20866 4921 24016 4921 1181 1200 1781 "43" "43" "square,edge2"] + Pad[20866 2953 24016 2953 1181 1200 1781 "44" "44" "square,edge2"] + Pad[20866 984 24016 984 1181 1200 1781 "45" "45" "square,edge2"] + Pad[20866 -984 24016 -984 1181 1200 1781 "46" "46" "square,edge2"] + Pad[20866 -2953 24016 -2953 1181 1200 1781 "47" "47" "square,edge2"] + Pad[20866 -4921 24016 -4921 1181 1200 1781 "48" "48" "square,edge2"] + Pad[20866 -6890 24016 -6890 1181 1200 1781 "49" "49" "square,edge2"] + Pad[20866 -8858 24016 -8858 1181 1200 1781 "50" "50" "square,edge2"] + Pad[20866 -10827 24016 -10827 1181 1200 1781 "51" "51" "square,edge2"] + Pad[20866 -12795 24016 -12795 1181 1200 1781 "52" "52" "square,edge2"] + Pad[20866 -14764 24016 -14764 1181 1200 1781 "53" "53" "square,edge2"] + Pad[20866 -16732 24016 -16732 1181 1200 1781 "54" "54" "square,edge2"] + Pad[-16732 20866 -16732 24016 1181 1200 1781 "19" "19" "square,edge2"] + Pad[-14764 20866 -14764 24016 1181 1200 1781 "20" "20" "square,edge2"] + Pad[-12795 20866 -12795 24016 1181 1200 1781 "21" "21" "square,edge2"] + Pad[-10827 20866 -10827 24016 1181 1200 1781 "22" "22" "square,edge2"] + Pad[-8858 20866 -8858 24016 1181 1200 1781 "23" "23" "square,edge2"] + Pad[-6890 20866 -6890 24016 1181 1200 1781 "24" "24" "square,edge2"] + Pad[-4921 20866 -4921 24016 1181 1200 1781 "25" "25" "square,edge2"] + Pad[-2953 20866 -2953 24016 1181 1200 1781 "26" "26" "square,edge2"] + Pad[-984 20866 -984 24016 1181 1200 1781 "27" "27" "square,edge2"] + Pad[984 20866 984 24016 1181 1200 1781 "28" "28" "square,edge2"] + Pad[2953 20866 2953 24016 1181 1200 1781 "29" "29" "square,edge2"] + Pad[4921 20866 4921 24016 1181 1200 1781 "30" "30" "square,edge2"] + Pad[6890 20866 6890 24016 1181 1200 1781 "31" "31" "square,edge2"] + Pad[8858 20866 8858 24016 1181 1200 1781 "32" "32" "square,edge2"] + Pad[10827 20866 10827 24016 1181 1200 1781 "33" "33" "square,edge2"] + Pad[12795 20866 12795 24016 1181 1200 1781 "34" "34" "square,edge2"] + Pad[14764 20866 14764 24016 1181 1200 1781 "35" "35" "square,edge2"] + Pad[16732 20866 16732 24016 1181 1200 1781 "36" "36" "square,edge2"] + Pad[16732 -24016 16732 -20866 1181 1200 1781 "55" "55" "square"] + Pad[14764 -24016 14764 -20866 1181 1200 1781 "56" "56" "square"] + Pad[12795 -24016 12795 -20866 1181 1200 1781 "57" "57" "square"] + Pad[10827 -24016 10827 -20866 1181 1200 1781 "58" "58" "square"] + Pad[8858 -24016 8858 -20866 1181 1200 1781 "59" "59" "square"] + Pad[6890 -24016 6890 -20866 1181 1200 1781 "60" "60" "square"] + Pad[4921 -24016 4921 -20866 1181 1200 1781 "61" "61" "square"] + Pad[2953 -24016 2953 -20866 1181 1200 1781 "62" "62" "square"] + Pad[984 -24016 984 -20866 1181 1200 1781 "63" "63" "square"] + Pad[-984 -24016 -984 -20866 1181 1200 1781 "64" "64" "square"] + Pad[-2953 -24016 -2953 -20866 1181 1200 1781 "65" "65" "square"] + Pad[-4921 -24016 -4921 -20866 1181 1200 1781 "66" "66" "square"] + Pad[-6890 -24016 -6890 -20866 1181 1200 1781 "67" "67" "square"] + Pad[-8858 -24016 -8858 -20866 1181 1200 1781 "68" "68" "square"] + Pad[-10827 -24016 -10827 -20866 1181 1200 1781 "69" "69" "square"] + Pad[-12795 -24016 -12795 -20866 1181 1200 1781 "70" "70" "square"] + Pad[-14764 -24016 -14764 -20866 1181 1200 1781 "71" "71" "square"] + Pad[-16732 -24016 -16732 -20866 1181 1200 1781 "72" "72" "square"] + Pad[0 0 0 0 18504 1200 19104 "73" "73" "square"] + ElementLine [18307 18307 -18307 18307 1000] + ElementLine [-18307 18307 -18307 -18307 1000] + ElementLine [-18307 -18307 18307 -18307 1000] + ElementLine [18307 -18307 18307 18307 1000] + ElementLine [-18307 -18307 -22244 -22244 1000] + + ) + +Element["" "" "U2" "" 157480 330709 -17717 -23685 0 100 ""] +( + Pad[-17972 -10829 -14312 -10829 1063 1200 1663 "1" "1" "square"] + Pad[-17972 -8860 -14312 -8860 1063 1200 1663 "2" "2" "square"] + Pad[-17972 -6891 -14312 -6891 1063 1200 1663 "3" "3" "square"] + Pad[-17972 -4922 -14312 -4922 1063 1200 1663 "4" "4" "square"] + Pad[-17972 -2953 -14312 -2953 1063 1200 1663 "5" "5" "square"] + Pad[-17972 -984 -14312 -984 1063 1200 1663 "6" "6" "square"] + Pad[-17972 985 -14312 985 1063 1200 1663 "7" "7" "square"] + Pad[-17972 2954 -14312 2954 1063 1200 1663 "8" "8" "square"] + Pad[-17972 4923 -14312 4923 1063 1200 1663 "9" "9" "square"] + Pad[-17972 6892 -14312 6892 1063 1200 1663 "10" "10" "square"] + Pad[-17972 8861 -14312 8861 1063 1200 1663 "11" "11" "square"] + Pad[-17972 10830 -14312 10830 1063 1200 1663 "12" "12" "square"] + Pad[14311 10829 17971 10829 1063 1200 1663 "25" "25" "square,edge2"] + Pad[14311 8860 17971 8860 1063 1200 1663 "26" "26" "square,edge2"] + Pad[14311 6891 17971 6891 1063 1200 1663 "27" "27" "square,edge2"] + Pad[14311 4922 17971 4922 1063 1200 1663 "28" "28" "square,edge2"] + Pad[14311 2953 17971 2953 1063 1200 1663 "29" "29" "square,edge2"] + Pad[14311 984 17971 984 1063 1200 1663 "30" "30" "square,edge2"] + Pad[14311 -985 17971 -985 1063 1200 1663 "31" "31" "square,edge2"] + Pad[14311 -2954 17971 -2954 1063 1200 1663 "32" "32" "square,edge2"] + Pad[14311 -4923 17971 -4923 1063 1200 1663 "33" "33" "square,edge2"] + Pad[14311 -6892 17971 -6892 1063 1200 1663 "34" "34" "square,edge2"] + Pad[14311 -8861 17971 -8861 1063 1200 1663 "35" "35" "square,edge2"] + Pad[14311 -10830 17971 -10830 1063 1200 1663 "36" "36" "square,edge2"] + Pad[-10829 14311 -10829 17971 1063 1200 1663 "13" "13" "square,edge2"] + Pad[-8860 14311 -8860 17971 1063 1200 1663 "14" "14" "square,edge2"] + Pad[-6891 14311 -6891 17971 1063 1200 1663 "15" "15" "square,edge2"] + Pad[-4922 14311 -4922 17971 1063 1200 1663 "16" "16" "square,edge2"] + Pad[-2953 14311 -2953 17971 1063 1200 1663 "17" "17" "square,edge2"] + Pad[-984 14311 -984 17971 1063 1200 1663 "18" "18" "square,edge2"] + Pad[985 14311 985 17971 1063 1200 1663 "19" "19" "square,edge2"] + Pad[2954 14311 2954 17971 1063 1200 1663 "20" "20" "square,edge2"] + Pad[4923 14311 4923 17971 1063 1200 1663 "21" "21" "square,edge2"] + Pad[6892 14311 6892 17971 1063 1200 1663 "22" "22" "square,edge2"] + Pad[8861 14311 8861 17971 1063 1200 1663 "23" "23" "square,edge2"] + Pad[10830 14311 10830 17971 1063 1200 1663 "24" "24" "square,edge2"] + Pad[10829 -17972 10829 -14312 1063 1200 1663 "37" "37" "square"] + Pad[8860 -17972 8860 -14312 1063 1200 1663 "38" "38" "square"] + Pad[6891 -17972 6891 -14312 1063 1200 1663 "39" "39" "square"] + Pad[4922 -17972 4922 -14312 1063 1200 1663 "40" "40" "square"] + Pad[2953 -17972 2953 -14312 1063 1200 1663 "41" "41" "square"] + Pad[984 -17972 984 -14312 1063 1200 1663 "42" "42" "square"] + Pad[-985 -17972 -985 -14312 1063 1200 1663 "43" "43" "square"] + Pad[-2954 -17972 -2954 -14312 1063 1200 1663 "44" "44" "square"] + Pad[-4923 -17972 -4923 -14312 1063 1200 1663 "45" "45" "square"] + Pad[-6892 -17972 -6892 -14312 1063 1200 1663 "46" "46" "square"] + Pad[-8861 -17972 -8861 -14312 1063 1200 1663 "47" "47" "square"] + Pad[-10830 -17972 -10830 -14312 1063 1200 1663 "48" "48" "square"] + Pad[0 0 0 0 15748 1200 16348 "49" "49" "square,edge2"] + ElementLine [12795 12795 -12795 12795 1000] + ElementLine [-12795 12795 -12795 -12795 1000] + ElementLine [-12795 -12795 12795 -12795 1000] + ElementLine [12795 -12795 12795 12795 1000] + ElementLine [-12795 -12795 -16735 -16735 1000] + + ) +Layer(1 "top") +( +) +Layer(2 "ground") +( +) +Layer(3 "signal2") +( +) +Layer(4 "signal3") +( +) +Layer(5 "power") +( +) +Layer(6 "bottom") +( +) +Layer(7 "outline") +( +) +Layer(8 "spare") +( +) +Layer(9 "silk") +( +) +Layer(10 "silk") +( + Line[0 0 307087 0 1000 2000 "clearline"] + Line[307087 0 307087 76772 1000 2000 "clearline"] + Line[307087 76772 309055 78740 1000 2000 "clearline"] + Line[309055 78740 379921 78740 1000 2000 "clearline"] + Line[379921 78740 379921 629921 1000 2000 "clearline"] + Line[379921 629921 0 629921 1000 2000 "clearline"] + Line[0 629921 0 0 1000 2000 "clearline"] + Text[185039 23622 0 150 "LTC6655" "clearline"] + Text[185039 39370 0 150 "Reference" "clearline"] + Text[281496 366142 0 150 "FMC ID" "clearline"] + Text[277560 39370 0 150 "Pmod" "clearline"] + Text[185039 98425 0 150 "AD9653" "clearline"] + Text[185039 114173 0 150 "4xADC" "clearline"] + Text[185039 98425 0 150 "AD9653" "clearline"] + Text[236151 580803 0 150 "Pmod" "clearline"] + Text[185038 582677 0 150 "Clocks" "clearline"] + Text[185038 566929 0 150 "LMK01801" "clearline"] + Text[185039 500000 0 150 "2xDAC" "clearline"] + Text[185039 484252 0 150 "AD9781" "clearline"] + Text[185039 318899 0 150 "AD9653" "clearline"] + Text[185039 334647 0 150 "4xADC" "clearline"] +) diff --git a/digitizer/digital_pin.py b/digitizer/digital_pin.py new file mode 100644 index 0000000..9dec35a --- /dev/null +++ b/digitizer/digital_pin.py @@ -0,0 +1,159 @@ +import re +def gnd(x0,y0): + return '''C %d %d 1 270 1 gnd-1.sym'''%(x0,y0) +def input(x0,y0,xt0,yt0,xt1,yt1,refdes): + return '''C %d %d 1 0 0 in-1.sym +{ +T %d %d 5 10 0 0 90 0 1 +device=INPUT +T %d %d 5 10 1 1 90 0 1 +refdes=%s +}'''%(x0,y0,xt0,yt0,xt1,yt1,refdes) + +def pin(x0,y0,x1,y1,xt1,yt1,xt2,yt2,label,xt3,yt3,number,xt4,yt4,seq): + return '''P %d %d %d %d 1 0 0 +{ +T %d %d 5 10 0 0 0 0 1 +pintype=unknown +T %d %d 5 10 0 1 0 0 1 +pinlabel= %s +T %d %d 5 10 1 1 0 6 1 +pinnumber=%s +T %d %d 5 10 0 0 0 0 1 +pinseq=%s +}'''%(x0,y0,x1,y1,xt1,yt1,xt2,yt2,label,xt3,yt3,number,xt4,yt4,seq) + +def net(x0,y0,x1,y1,name): + return '''N %d %d %d %d 4 +{ +T %d %d 5 10 1 1 0 0 1 +netname=%s +}'''%(x0,y0,x1,y1,x1,y1,name) + + +if __name__=="__main__": + head='''v 20130925 2 +T 7000 20200 9 40 1 0 0 0 1 +LPC FMC P1 +C 5000 2000 1 0 0 fmc_lpc_mzn.sym +{ +T 8795 1995 5 10 1 1 0 0 1 +refdes=P1 +T 5000 2000 5 10 1 1 0 0 1 +device=ASP-134604-01 +T 5000 2000 5 10 1 1 0 0 1 +footprint=FMC_LPC_MEZ +} +T 17700 20000 9 40 1 0 0 0 1 +LPC FMC P2 +C 15000 2000 1 0 0 fmc_lpc_mzn.sym +{ +T 19495 1895 5 10 1 1 0 0 1 +refdes=P2 +T 15000 2000 5 10 1 1 0 0 1 +device=ASP-134604-01 +T 15000 2000 5 10 1 1 0 0 1 +footprint=FMC_LPC_MEZ +} +C -100 0 0 0 0 lbl-title-bordered-A1.sym +{ +T 30700 1200 15 10 1 1 0 0 1 +title=TITLE +T 27200 1000 15 10 1 1 0 0 1 +file=$FileName$ +T 27200 300 15 10 1 1 0 0 1 +author=$LastAuthor$ +T 27200 600 15 10 1 1 0 0 1 +date=$LastDate$ +T 27200 1300 15 10 1 1 0 0 1 +revision=$Revision$ +T 30700 600 15 10 1 1 0 0 1 +date=$FirstDate$ +T 30700 300 15 10 1 1 0 0 1 +author=$FirstAuthor$ +}''' + print head + abcdef=['C','D','G','H']; + nets={}; + duplicate=[] + p=open('digitizer_digital_pin.txt').read().split('\n') + for line in p: + # print line + m=re.match('(P1|P2)\s(\S)(\d*)\s*([\s\S]*)',line) + if m: + netname=m.group(4) + if nets.has_key(netname): + duplicate.append(netname) + else: + nets[netname]=[m.group(2),m.group(3)] + +# print m.groups() + if m.group(1)=='P1': +# print m.groups() + name=abcdef.index(m.group(2)) + index=eval(m.group(3)) + x0=6200+name*2000; + y0=19500-400*index; + x1=x0-700; + y1=y0; + print net(x0,y0,x1,y1,m.group(4)) + elif m.group(1)=='P2': +# print m.groups() + name=abcdef.index(m.group(2)) + index=eval(m.group(3)) + x0=16200+name*2000; + y0=19500-400*index; + x1=x0-700; + y1=y0; + print net(x0,y0,x1,y1,m.group(4)) +# print duplicate + +''' abcdef=['A','B','C','D','E','F','G','H','J','K']; + gndpins=[]; + hpcpin=[line.split(' ') for line in open('fmchpc.pins').read().split('\r')]; + for name in range(len(abcdef)): + for index in range(40): + label=abcdef[name]+str(index+1) + #print index,10-name,label,hpcpin[index][10-name],hpcpin[index][10-name]=='GND' + if hpcpin[index][10-name]=='GND': + # print label + gndpins.append(label) +# print gndpins + for name in range(len(abcdef)): + for index in range(40): + x0= 1200+name*2000; + y0= 17300-400*index; + label=abcdef[name]+str(index+1) + if (label in gndpins): + pass + #print gnd(x0,y0) + else: + #xt0=x0-300; yt0=y0; + #xt1=x0-300; yt1=y0; + #print input(x0-300,y0,xt0,yt0,xt1,yt1,label) + x0= 1200+name*2000; + y0= 17300-400*index; + x1=x0+800;y1=y0; + xt1=x0;yt1=y0; + xt2=x0+1145; yt2=y0-5; + label=abcdef[name]+str(index+1) + xt3=x0+705;yt3=y0+45; + number=label; + xt4=x0;yt4=y0; + seq=label; + print pin(x0,y0,x1,y1,xt1,yt1,xt2,yt2,label,xt3,yt3,number,xt4,yt4,seq) + + +# x0= 1200+name*2000; +# y0= 17300-400*index; +# x1=x0+800;y1=y0; +# xt1=x0;yt1=y0; +# xt2=x0+1145; yt2=y0-5; +# label=abcdef[name]+str(index+1) +# xt3=x0+705;yt3=y0+45; +# number=label; +# xt4=x0;yt4=y0; +# seq=label; +# print pin(x0,y0,x1,y1,xt1,yt1,xt2,yt2,label,xt3,yt3,number,xt4,yt4,seq) +##1200,17300,2000,17300,1200,17300,2345,17295,label,1905,17345,number,1200,17300,seq) +''' diff --git a/digitizer/digitizer_01_adda.sch b/digitizer/digitizer_01_adda.sch new file mode 100644 index 0000000..b661166 --- /dev/null +++ b/digitizer/digitizer_01_adda.sch @@ -0,0 +1,2383 @@ +v 20130925 2 +C 37200 40000 0 0 0 lbl-title-bordered-A0.sym +{ +T 76700 40600 15 10 1 1 0 0 1 +file=$FileName$ +T 81000 41000 15 10 1 1 0 0 1 +author=$LastAuthor$ +T 81000 41300 15 10 1 1 0 0 1 +date=$LastDate$ +T 80800 40600 15 10 1 1 0 0 1 +revision=$Revision$ +T 80800 40300 15 10 1 1 0 0 1 +author=$FirstAuthor$ +} +C 50900 45300 1 0 0 LMK01801.sym +{ +T 54800 57300 5 10 1 1 0 0 1 +device=LMK01801BISQE +T 53000 56200 5 10 1 1 0 3 1 +refdes=U1 +T 50900 45300 5 10 0 0 0 0 1 +footprint=QFP48EP +} +N 48300 68600 56000 68600 4 +N 56000 68200 48300 68200 4 +N 50600 67800 56000 67800 4 +N 50400 66500 50800 66500 4 +N 50800 66500 50800 67400 4 +N 50800 67400 56000 67400 4 +N 51300 65000 51300 67000 4 +N 51300 67000 56000 67000 4 +C 56000 59900 1 0 0 AD9653.sym +{ +T 61900 69700 5 10 1 1 0 0 1 +device=AD9653BCPZ-125 +T 59100 68000 5 10 1 1 0 3 1 +refdes=U2 +T 56000 59900 5 10 0 0 0 0 1 +footprint=LFCSP_WQ48 +} +N 51500 64600 51500 66600 4 +N 51500 66600 56000 66600 4 +N 50300 63100 51900 63100 4 +N 51900 63100 51900 66200 4 +N 51900 66200 56000 66200 4 +N 50300 62700 52400 62700 4 +N 52400 62700 52400 65800 4 +N 52400 65800 56000 65800 4 +N 48300 65000 51300 65000 4 +N 51500 64600 48300 64600 4 +C 53700 62700 1 0 0 gnd-1.sym +C 55600 63100 1 180 0 resistor-1.sym +{ +T 55300 62700 5 10 0 0 180 0 1 +device=RESISTOR +T 54800 63100 5 10 1 1 0 0 1 +refdes=R1 +T 55600 63100 5 10 0 0 180 0 1 +footprint=0603 +T 55200 63100 5 10 1 1 0 0 1 +value=10.0kΩ +} +N 55600 63000 56000 63000 4 +N 53800 63000 54700 63000 4 +N 53300 58900 53300 64200 4 +C 47400 60700 1 0 0 capacitor-1.sym +{ +T 47600 61400 5 10 0 0 0 0 1 +device=CAPACITOR +T 47600 61600 5 10 0 1 0 0 1 +symversion=0.1 +T 48000 60700 5 10 1 1 0 0 1 +footprint=0603 +T 47500 61000 5 10 1 1 0 0 1 +refdes=C1 +T 48000 61000 5 10 1 1 0 0 1 +value=1nF +T 47400 60700 5 10 1 1 0 0 1 +dielectric=NPO +} +C 47400 59800 1 0 0 capacitor-1.sym +{ +T 47600 60500 5 10 0 0 0 0 1 +device=CAPACITOR +T 47600 60700 5 10 0 1 0 0 1 +symversion=0.1 +T 48000 59800 5 10 1 1 0 0 1 +footprint=0603 +T 47500 60100 5 10 1 1 0 0 1 +refdes=C2 +T 48000 60100 5 10 1 1 0 0 1 +value=1nF +T 47400 59800 5 10 1 1 0 0 1 +dielectric=NPO +} +N 43800 60900 47400 60900 4 +{ +T 44450 60950 5 10 1 1 0 0 1 +netname=in_clk_p +} +N 44300 60000 47400 60000 4 +{ +T 44450 60050 5 10 1 1 0 0 1 +netname=in_clk_n +} +N 41800 60900 41900 60900 4 +C 41300 59300 1 0 0 gnd-1.sym +N 48300 60000 48600 60000 4 +N 70200 53900 73700 53900 4 +N 73700 53500 70200 53500 4 +N 73300 53100 70200 53100 4 +C 55100 62600 1 270 0 capacitor-1.sym +{ +T 55800 62400 5 10 0 0 270 0 1 +device=CAPACITOR +T 56000 62400 5 10 0 1 270 0 1 +symversion=0.1 +T 55200 61800 5 10 1 1 180 0 1 +footprint=0603 +T 55200 62400 5 10 1 1 180 0 1 +refdes=C6 +T 55200 62000 5 10 1 1 180 0 1 +value=10nF +T 55400 61800 5 10 1 1 0 0 1 +dielectric=NPO +} +N 54200 62600 56000 62600 4 +C 55200 61400 1 0 0 gnd-1.sym +N 55200 63500 55200 63400 4 +N 55200 63400 56000 63400 4 +N 66700 68300 74900 68300 4 +N 74900 67900 66700 67900 4 +N 69000 67500 74900 67500 4 +N 69200 67100 74900 67100 4 +N 69700 64700 69700 66700 4 +N 69700 66700 74900 66700 4 +C 74900 59600 1 0 0 AD9653.sym +{ +T 77300 67300 5 10 1 1 0 0 1 +device=AD9653BCPZ-125 +T 78000 67700 5 10 1 1 0 3 1 +refdes=U3 +T 74900 59600 5 10 0 0 0 0 1 +footprint=LFCSP_WQ48 +} +N 69900 64300 69900 66300 4 +N 69900 66300 74900 66300 4 +N 68700 62800 70500 62800 4 +N 70500 62800 70500 65900 4 +N 70500 65900 74900 65900 4 +N 68700 62400 70700 62400 4 +N 70700 62400 70700 65500 4 +N 70700 65500 74900 65500 4 +N 71100 61100 71100 65100 4 +N 66700 64700 69700 64700 4 +N 69900 64300 66700 64300 4 +C 72600 62400 1 0 0 gnd-1.sym +C 74500 62800 1 180 0 resistor-1.sym +{ +T 74200 62400 5 10 0 0 180 0 1 +device=RESISTOR +T 74500 62800 5 10 0 0 180 0 1 +footprint=0603 +T 74100 62800 5 10 1 1 0 0 1 +value=10.0kΩ +T 73700 62800 5 10 1 1 0 0 1 +refdes=R6 +} +N 74500 62700 74900 62700 4 +N 72700 62700 73600 62700 4 +N 71100 65100 74900 65100 4 +N 71500 58900 71500 64700 4 +C 74000 62300 1 270 0 capacitor-1.sym +{ +T 74700 62100 5 10 0 0 270 0 1 +device=CAPACITOR +T 74900 62100 5 10 0 1 270 0 1 +symversion=0.1 +T 73900 61700 5 10 1 1 180 0 1 +footprint=0603 +T 73900 62100 5 10 1 1 180 0 1 +refdes=C7 +T 73900 61900 5 10 1 1 180 0 1 +value=10nF +T 74300 61600 5 10 1 1 0 0 1 +dielectric=NPO +} +N 73000 62300 74900 62300 4 +C 74100 61100 1 0 0 gnd-1.sym +N 74100 63200 74100 63100 4 +N 74100 63100 74900 63100 4 +C 63000 41200 1 0 0 AD9781.sym +{ +T 70700 54400 5 10 1 1 0 0 1 +device=AD9781BCPZ +T 67000 52100 5 10 1 1 0 3 1 +refdes=U4 +T 63000 41200 5 10 0 0 0 0 1 +footprint=QFP72EP +} +N 48300 60900 48900 60900 4 +N 48900 52000 48900 60900 4 +N 48600 51600 48600 60000 4 +C 50000 55000 1 0 0 capacitor-1.sym +{ +T 50200 55700 5 10 0 0 0 0 1 +device=CAPACITOR +T 50200 55900 5 10 0 1 0 0 1 +symversion=0.1 +T 49900 55000 5 10 1 1 0 0 1 +footprint=0603 +T 50500 55000 5 10 1 1 0 0 1 +value=1uF +T 50600 55300 5 10 1 1 0 0 1 +refdes=C8 +T 50000 55000 5 10 0 1 0 0 1 +dielectric=X5R +T 50000 55000 5 10 0 0 0 0 1 +voltage=25V +} +N 50000 55200 50000 55600 4 +N 48200 55600 50900 55600 4 +C 79100 53800 1 0 1 sma_2.sym +{ +T 78900 54100 5 10 1 1 0 3 1 +refdes=J1 +T 78500 53600 5 10 0 1 0 0 1 +device=142-0701-301 +T 79100 53800 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 78300 53600 1 0 1 gnd-1.sym +C 79200 52900 1 0 1 sma_2.sym +{ +T 79000 53200 5 10 1 1 0 3 1 +refdes=J2 +T 78600 52700 5 10 0 1 0 0 1 +device=142-0701-301 +T 79200 52900 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 78400 52700 1 0 1 gnd-1.sym +C 37800 62600 1 0 0 sma_2.sym +{ +T 38000 62900 5 10 1 1 0 3 1 +refdes=J3 +T 37400 62400 5 10 0 1 0 0 1 +device=142-0701-301 +T 37700 63300 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 39000 62400 1 0 0 gnd-1.sym +N 48900 52800 50900 52800 4 +N 48600 52400 50900 52400 4 +N 57000 56800 58400 56800 4 +N 53100 58400 57400 58400 4 +{ +T 53850 58450 5 10 1 1 0 0 1 +netname=adc0_clk_p +} +N 53300 58900 57600 58900 4 +{ +T 53850 58950 5 10 1 1 0 0 1 +netname=adc0_clk_n +} +N 57000 56400 58400 56400 4 +N 58000 58900 71500 58900 4 +{ +T 58400 58950 5 10 1 1 0 0 1 +netname=adc1_clk_p +} +N 71700 58400 58200 58400 4 +{ +T 58400 58450 5 10 1 1 0 0 1 +netname=adc1_clk_n +} +C 45700 69200 1 180 1 single_ended_to_differential.sym +{ +T 48000 67400 5 10 0 0 180 6 1 +device=Pre-amplifier +T 47000 69100 5 10 1 1 180 3 1 +refdes=U5 +} +C 47800 65900 1 0 0 single_ended_to_differential.sym +{ +T 50100 67700 5 10 0 0 0 0 1 +device=Pre-amplifier +T 49100 66000 5 10 1 1 0 3 1 +refdes=U6 +} +C 45700 65600 1 180 1 single_ended_to_differential.sym +{ +T 48000 63800 5 10 0 0 180 6 1 +device=Pre-amplifier +T 47000 65500 5 10 1 1 180 3 1 +refdes=U7 +} +C 47700 62100 1 0 0 single_ended_to_differential.sym +{ +T 50000 63900 5 10 0 0 0 0 1 +device=Pre-amplifier +T 49000 62200 5 10 1 1 0 3 1 +refdes=U8 +} +C 46800 62200 1 0 0 sma_2.sym +{ +T 47000 62500 5 10 1 1 0 3 1 +refdes=J4 +T 46500 62000 5 10 0 1 0 0 1 +device=142-0701-301 +T 46800 62000 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 47600 62000 1 0 0 gnd-1.sym +C 44800 64900 1 0 0 sma_2.sym +{ +T 45000 65200 5 10 1 1 0 3 1 +refdes=J5 +T 44600 64700 5 10 0 1 0 0 1 +device=142-0701-301 +T 44800 64700 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 45600 64300 1 0 0 gnd-1.sym +C 46900 66000 1 0 0 sma_2.sym +{ +T 47100 66300 5 10 1 1 0 3 1 +refdes=J6 +T 46500 65800 5 10 0 1 0 0 1 +device=142-0701-301 +T 46900 65800 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 47700 65800 1 0 0 gnd-1.sym +C 44800 68500 1 0 0 sma_2.sym +{ +T 45000 68800 5 10 1 1 0 3 1 +refdes=J7 +T 44500 68300 5 10 0 1 0 0 1 +device=142-0701-301 +T 44800 68300 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 45600 67800 1 0 0 gnd-1.sym +N 50600 67800 50600 66900 4 +N 49100 61200 49100 69000 4 +N 50400 66100 50400 65400 4 +N 50400 65400 49100 65400 4 +N 50300 62300 50300 61700 4 +N 50300 61700 49100 61700 4 +N 48300 65400 49100 65400 4 +N 56000 65400 52700 65400 4 +N 52700 61200 52700 65400 4 +N 52700 61200 49100 61200 4 +C 64100 68900 1 180 1 single_ended_to_differential.sym +{ +T 66400 67100 5 10 0 0 180 6 1 +device=Pre-amplifier +T 65400 68800 5 10 1 1 180 3 1 +refdes=U9 +} +C 66200 65600 1 0 0 single_ended_to_differential.sym +{ +T 68500 67400 5 10 0 0 0 0 1 +device=Pre-amplifier +T 67500 65700 5 10 1 1 0 3 1 +refdes=U10 +} +C 64100 65300 1 180 1 single_ended_to_differential.sym +{ +T 66400 63500 5 10 0 0 180 6 1 +device=Pre-amplifier +T 65400 65200 5 10 1 1 180 3 1 +refdes=U11 +} +C 66100 61800 1 0 0 single_ended_to_differential.sym +{ +T 68400 63600 5 10 0 0 0 0 1 +device=Pre-amplifier +T 67400 61900 5 10 1 1 0 3 1 +refdes=U12 +} +C 65200 61900 1 0 0 sma_2.sym +{ +T 65400 62200 5 10 1 1 0 3 1 +refdes=J8 +T 65200 61500 5 10 0 1 0 0 1 +device=142-0701-301 +T 65200 61700 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 66000 61700 1 0 0 gnd-1.sym +C 63200 64600 1 0 0 sma_2.sym +{ +T 63400 64900 5 10 1 1 0 3 1 +refdes=J9 +T 63200 64200 5 10 0 1 0 0 1 +device=142-0701-301 +T 63200 64400 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 64000 63900 1 0 0 gnd-1.sym +C 65300 65700 1 0 0 sma_2.sym +{ +T 65500 66000 5 10 1 1 0 3 1 +refdes=J10 +T 65300 65300 5 10 0 1 0 0 1 +device=142-0701-301 +T 65300 65500 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 66100 65500 1 0 0 gnd-1.sym +C 63200 68200 1 0 0 sma_2.sym +{ +T 63400 68500 5 10 1 1 0 3 1 +refdes=J11 +T 63200 67800 5 10 0 1 0 0 1 +device=142-0701-301 +T 63200 68000 5 10 1 1 0 0 1 +footprint=SMA-RA +} +C 64000 67500 1 0 0 gnd-1.sym +N 69000 66600 69000 67500 4 +N 68800 66200 69200 66200 4 +N 69200 66200 69200 67100 4 +N 66700 68700 67500 68700 4 +N 66700 65100 67500 65100 4 +N 68800 65800 68800 65300 4 +N 68800 65300 67500 65300 4 +N 67500 61100 71100 61100 4 +N 67500 68700 67500 61100 4 +T 39900 67300 9 40 1 0 0 0 4 +Clock distribution +ADC +DAC + +N 68700 62000 68700 61500 4 +N 68700 61500 67500 61500 4 +N 73300 54700 75600 54700 4 +N 73700 54300 75600 54300 4 +C 41800 55800 1 90 0 capacitor-1.sym +{ +T 41100 56000 5 10 0 0 90 0 1 +device=CAPACITOR +T 41500 56500 5 10 1 1 180 0 1 +refdes=C9 +T 40900 56000 5 10 0 1 90 0 1 +symversion=0.1 +T 41500 56100 5 10 1 1 180 0 1 +value=10uF +T 41500 55900 5 10 1 1 180 0 1 +footprint=0603 +T 41800 55800 5 10 0 1 0 0 1 +dielectric=X5R +} +C 47000 55000 1 180 0 capacitor-1.sym +{ +T 46800 54300 5 10 0 0 180 0 1 +device=CAPACITOR +T 46100 54900 5 10 1 1 0 0 1 +refdes=C67 +T 46800 54100 5 10 0 1 180 0 1 +symversion=0.1 +T 46700 54900 5 10 1 1 0 0 1 +value=0.1uF +T 46700 54600 5 10 1 1 0 0 1 +footprint=0402 +T 47000 55000 5 10 0 1 90 0 1 +dielectric=X5R +} +C 48200 55800 1 180 0 capacitor-1.sym +{ +T 48000 55100 5 10 0 0 180 0 1 +device=CAPACITOR +T 47300 55700 5 10 1 1 0 0 1 +refdes=C14 +T 48000 54900 5 10 0 1 180 0 1 +symversion=0.1 +T 47900 55700 5 10 1 1 0 0 1 +value=0.1uF +T 47900 55400 5 10 1 1 0 0 1 +footprint=0402 +T 48200 55800 5 10 0 1 90 0 1 +dielectric=X5R +} +C 47000 56200 1 180 0 capacitor-1.sym +{ +T 46800 55500 5 10 0 0 180 0 1 +device=CAPACITOR +T 46100 56100 5 10 1 1 0 0 1 +refdes=C13 +T 46800 55300 5 10 0 1 180 0 1 +symversion=0.1 +T 46700 56100 5 10 1 1 0 0 1 +value=0.1uF +T 46700 55800 5 10 1 1 0 0 1 +footprint=0402 +T 47000 56200 5 10 0 1 90 0 1 +dielectric=X5R +} +C 48200 56600 1 180 0 capacitor-1.sym +{ +T 48000 55900 5 10 0 0 180 0 1 +device=CAPACITOR +T 47300 56500 5 10 1 1 0 0 1 +refdes=C12 +T 48000 55700 5 10 0 1 180 0 1 +symversion=0.1 +T 47900 56500 5 10 1 1 0 0 1 +value=0.1uF +T 47900 56200 5 10 1 1 0 0 1 +footprint=0402 +T 48200 56600 5 10 0 1 90 0 1 +dielectric=X5R +} +C 47000 57000 1 180 0 capacitor-1.sym +{ +T 46800 56300 5 10 0 0 180 0 1 +device=CAPACITOR +T 46100 56900 5 10 1 1 0 0 1 +refdes=C11 +T 46800 56100 5 10 0 1 180 0 1 +symversion=0.1 +T 46700 56900 5 10 1 1 0 0 1 +value=0.1uF +T 46700 56600 5 10 1 1 0 0 1 +footprint=0402 +T 47000 57000 5 10 0 1 90 0 1 +dielectric=X5R +} +C 41500 55100 1 0 0 gnd-1.sym +N 41600 55800 41600 55400 4 +N 41300 57600 42600 57600 4 +{ +T 41300 57600 5 10 1 1 0 0 1 +netname=V3P3V_LMK +} +N 41600 57600 41600 56700 4 +C 45600 56900 1 270 0 gnd-1.sym +N 47000 56800 50900 56800 4 +N 48200 56400 50900 56400 4 +C 40400 57500 1 0 0 inductor-1.sym +{ +T 40700 57800 5 10 1 1 0 0 1 +refdes=FB1 +T 40600 58200 5 10 0 1 0 0 1 +symversion=0.1 +T 40200 57400 5 10 0 1 0 0 1 +device=INDUCTOR +T 40900 57900 5 10 0 1 0 0 1 +value=600Ω +T 40600 57400 5 10 1 1 0 0 1 +footprint=0805 +} +N 57900 70700 57900 69300 4 +C 57000 70400 1 270 0 capacitor-1.sym +{ +T 57700 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 57900 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 57300 69500 5 10 1 1 0 0 1 +footprint=0402 +T 57300 70100 5 10 1 1 0 0 1 +refdes=C15 +T 57300 69700 5 10 1 1 0 0 1 +value=0.1uF +T 57000 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 56500 70400 1 270 0 capacitor-1.sym +{ +T 57200 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 57400 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 56200 69500 5 10 1 1 0 0 1 +footprint=0603 +T 56300 70100 5 10 1 1 0 0 1 +refdes=C16 +T 56200 69700 5 10 1 1 0 0 1 +value=10uF +T 56500 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 56800 69200 1 0 0 gnd-1.sym +C 60500 70400 1 270 0 capacitor-1.sym +{ +T 61200 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 61400 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 60800 69500 5 10 1 1 0 0 1 +footprint=0402 +T 60800 70100 5 10 1 1 0 0 1 +refdes=C17 +T 60800 69700 5 10 1 1 0 0 1 +value=0.1uF +T 60500 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 60000 70400 1 270 0 capacitor-1.sym +{ +T 60700 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 60900 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 59700 69500 5 10 1 1 0 0 1 +footprint=0603 +T 59800 70100 5 10 1 1 0 0 1 +refdes=C18 +T 59700 69700 5 10 1 1 0 0 1 +value=10uF +T 60000 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 60300 69200 1 0 0 gnd-1.sym +N 60700 69500 60200 69500 4 +C 59600 69700 1 180 0 gnd-1.sym +N 59500 69300 59500 69400 4 +N 58700 70700 58700 69300 4 +N 54000 70400 57900 70400 4 +N 60700 70400 58700 70400 4 +N 57600 58900 57600 56000 4 +N 57400 58400 57400 55600 4 +N 43800 60100 44300 60100 4 +N 44300 60100 44300 60000 4 +C 75500 53500 1 0 1 gnd-1.sym +C 75500 53000 1 0 1 gnd-1.sym +N 75600 53900 75400 53900 4 +N 75400 53900 75400 53800 4 +N 75400 53300 75400 53400 4 +N 75400 53400 75600 53400 4 +T 65500 48300 9 60 1 0 0 0 1 +DAC +T 52500 51700 9 60 1 0 0 0 1 +Clock +T 57200 64600 9 60 1 0 0 0 1 +ADC +T 76100 64400 9 60 1 0 0 0 1 +ADC +N 41400 59600 41400 60500 4 +N 41400 60100 41900 60100 4 +N 70200 54300 73300 54300 4 +N 73300 54300 73300 54700 4 +N 73700 53900 73700 54300 4 +C 76000 70400 1 270 0 capacitor-1.sym +{ +T 76700 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 76900 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 76300 69500 5 10 1 1 0 0 1 +footprint=0402 +T 76300 70100 5 10 1 1 0 0 1 +refdes=C20 +T 76300 69700 5 10 1 1 0 0 1 +value=0.1uF +T 76000 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 75500 70400 1 270 0 capacitor-1.sym +{ +T 76200 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 76400 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 75200 69500 5 10 1 1 0 0 1 +footprint=0603 +T 75300 70100 5 10 1 1 0 0 1 +refdes=C21 +T 75200 69700 5 10 1 1 0 0 1 +value=10uF +T 75500 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 75800 69200 1 0 0 gnd-1.sym +N 76200 69500 73100 69500 4 +C 79100 70400 1 270 0 capacitor-1.sym +{ +T 79800 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 80000 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 79400 69500 5 10 1 1 0 0 1 +footprint=0402 +T 79400 70100 5 10 1 1 0 0 1 +refdes=C22 +T 79400 69700 5 10 1 1 0 0 1 +value=0.1uF +T 79100 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 78600 70400 1 270 0 capacitor-1.sym +{ +T 79300 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 79500 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 78300 69500 5 10 1 1 0 0 1 +footprint=0603 +T 78400 70100 5 10 1 1 0 0 1 +refdes=C23 +T 78300 69700 5 10 1 1 0 0 1 +value=10uF +T 78600 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 78900 69200 1 0 0 gnd-1.sym +N 79300 69500 78800 69500 4 +C 78500 69400 1 180 0 gnd-1.sym +N 78400 69100 78400 69000 4 +N 76800 70900 76800 69000 4 +N 77600 70900 77600 69000 4 +N 73100 70400 76800 70400 4 +N 77600 70400 79300 70400 4 +N 73700 53000 75600 53000 4 +N 73300 52600 75600 52600 4 +N 65700 57600 65700 55000 4 +N 67500 57600 67500 55000 4 +N 69300 57600 69300 55000 4 +C 64000 57000 1 270 0 capacitor-1.sym +{ +T 64700 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 64900 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 64200 56100 5 10 1 1 0 0 1 +footprint=0402 +T 64200 56700 5 10 1 1 0 0 1 +refdes=C24 +T 64200 56300 5 10 1 1 0 0 1 +value=0.1uF +T 64000 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 63500 57000 1 270 0 capacitor-1.sym +{ +T 64200 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 64400 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 63200 56100 5 10 1 1 0 0 1 +footprint=0603 +T 63300 56700 5 10 1 1 0 0 1 +refdes=C25 +T 63200 56300 5 10 1 1 0 0 1 +value=10uF +T 63500 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 63800 55800 1 0 0 gnd-1.sym +N 64200 56100 63700 56100 4 +C 66500 57000 1 270 0 capacitor-1.sym +{ +T 67200 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 67400 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 66800 56100 5 10 1 1 0 0 1 +footprint=0402 +T 66800 56700 5 10 1 1 0 0 1 +refdes=C26 +T 66800 56300 5 10 1 1 0 0 1 +value=0.1uF +T 66500 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 66000 57000 1 270 0 capacitor-1.sym +{ +T 66700 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 66900 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 65700 56100 5 10 1 1 0 0 1 +footprint=0603 +T 65800 56700 5 10 1 1 0 0 1 +refdes=C27 +T 65700 56300 5 10 1 1 0 0 1 +value=10uF +T 66000 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 66300 55800 1 0 0 gnd-1.sym +N 66700 56100 66200 56100 4 +C 68300 57000 1 270 0 capacitor-1.sym +{ +T 69000 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 69200 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 68600 56100 5 10 1 1 0 0 1 +footprint=0402 +T 68600 56700 5 10 1 1 0 0 1 +refdes=C28 +T 68600 56300 5 10 1 1 0 0 1 +value=0.1uF +T 68300 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 67800 57000 1 270 0 capacitor-1.sym +{ +T 68500 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 68700 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 67500 56100 5 10 1 1 0 0 1 +footprint=0603 +T 67600 56700 5 10 1 1 0 0 1 +refdes=C29 +T 67500 56300 5 10 1 1 0 0 1 +value=10uF +T 67800 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 68100 55800 1 0 0 gnd-1.sym +N 68500 56100 68000 56100 4 +C 70100 57000 1 270 0 capacitor-1.sym +{ +T 70800 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 71000 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 70400 56100 5 10 1 1 0 0 1 +footprint=0402 +T 70400 56700 5 10 1 1 0 0 1 +refdes=C30 +T 70400 56300 5 10 1 1 0 0 1 +value=0.1uF +T 70100 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 69600 57000 1 270 0 capacitor-1.sym +{ +T 70300 56800 5 10 0 0 270 0 1 +device=CAPACITOR +T 70500 56800 5 10 0 1 270 0 1 +symversion=0.1 +T 69300 56100 5 10 1 1 0 0 1 +footprint=0603 +T 69400 56700 5 10 1 1 0 0 1 +refdes=C31 +T 69300 56300 5 10 1 1 0 0 1 +value=10uF +T 69600 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 69900 55800 1 0 0 gnd-1.sym +N 70300 56100 69800 56100 4 +N 63700 57000 63700 57300 4 +N 63700 57300 64700 57300 4 +N 64200 57000 64200 57300 4 +N 69800 57000 69800 57300 4 +N 70300 57000 70300 57300 4 +N 61400 64600 62100 64600 4 +{ +T 62700 64800 5 10 1 1 180 0 1 +netname=ADC_D1C_P_0 +} +N 62100 64200 61400 64200 4 +{ +T 61400 64200 5 10 1 1 0 0 1 +netname=ADC_D1C_N_0 +} +N 81000 68300 80300 68300 4 +{ +T 80300 68300 5 10 1 1 0 0 1 +netname=ADC_D0A_P_1 +} +N 81000 67900 80300 67900 4 +{ +T 80300 67900 5 10 1 1 0 0 1 +netname=ADC_D0A_N_1 +} +N 62100 65400 61400 65400 4 +{ +T 61400 65400 5 10 1 1 0 0 1 +netname=ADC_D0C_P_0 +} +N 62100 65000 61400 65000 4 +{ +T 61400 65000 5 10 1 1 0 0 1 +netname=ADC_D0C_N_0 +} +N 81000 64300 80300 64300 4 +{ +T 80300 64300 5 10 1 1 0 0 1 +netname=ADC_D1C_P_1 +} +N 81000 63900 80300 63900 4 +{ +T 80300 63900 5 10 1 1 0 0 1 +netname=ADC_D1C_N_1 +} +N 62100 67000 61400 67000 4 +{ +T 61400 67000 5 10 1 1 0 0 1 +netname=ADC_D0B_P_0 +} +N 62100 66600 61400 66600 4 +{ +T 61400 66600 5 10 1 1 0 0 1 +netname=ADC_D0B_N_0 +} +N 62100 63000 61400 63000 4 +{ +T 61400 63000 5 10 1 1 0 0 1 +netname=ADC_D1D_P_0 +} +N 62100 62600 61400 62600 4 +{ +T 61400 62600 5 10 1 1 0 0 1 +netname=ADC_D1D_N_0 +} +N 81000 66700 80300 66700 4 +{ +T 80300 66700 5 10 1 1 0 0 1 +netname=ADC_D0B_P_1 +} +N 81000 66300 80300 66300 4 +{ +T 80300 66300 5 10 1 1 0 0 1 +netname=ADC_D0B_N_1 +} +N 81000 65100 80300 65100 4 +{ +T 80300 65100 5 10 1 1 0 0 1 +netname=ADC_D0C_P_1 +} +N 81000 64700 80300 64700 4 +{ +T 80300 64700 5 10 1 1 0 0 1 +netname=ADC_D0C_N_1 +} +N 81000 62700 80300 62700 4 +{ +T 80300 62700 5 10 1 1 0 0 1 +netname=ADC_D1D_P_1 +} +N 81000 62300 80300 62300 4 +{ +T 80300 62300 5 10 1 1 0 0 1 +netname=ADC_D1D_N_1 +} +N 62100 68600 61400 68600 4 +{ +T 61400 68600 5 10 1 1 0 0 1 +netname=ADC_D0A_P_0 +} +N 62100 68200 61400 68200 4 +{ +T 61400 68200 5 10 1 1 0 0 1 +netname=ADC_D0A_N_0 +} +N 62100 67800 61400 67800 4 +{ +T 61400 67800 5 10 1 1 0 0 1 +netname=ADC_D1A_P_0 +} +N 62100 67400 61400 67400 4 +{ +T 61400 67400 5 10 1 1 0 0 1 +netname=ADC_D1A_N_0 +} +N 62100 66200 61400 66200 4 +{ +T 61400 66200 5 10 1 1 0 0 1 +netname=ADC_D1B_P_0 +} +N 62100 65800 61400 65800 4 +{ +T 61400 65800 5 10 1 1 0 0 1 +netname=ADC_D1B_N_0 +} +N 62100 63800 61400 63800 4 +{ +T 61400 63800 5 10 1 1 0 0 1 +netname=ADC_D0D_P_0 +} +N 62100 63400 61400 63400 4 +{ +T 61400 63400 5 10 1 1 0 0 1 +netname=ADC_D0D_N_0 +} +N 81000 67500 80300 67500 4 +{ +T 80300 67500 5 10 1 1 0 0 1 +netname=ADC_D1A_P_1 +} +N 81000 67100 80300 67100 4 +{ +T 80300 67100 5 10 1 1 0 0 1 +netname=ADC_D1A_N_1 +} +N 81000 65900 80300 65900 4 +{ +T 80300 65900 5 10 1 1 0 0 1 +netname=ADC_D1B_P_1 +} +N 81000 65500 80300 65500 4 +{ +T 80300 65500 5 10 1 1 0 0 1 +netname=ADC_D1B_N_1 +} +N 81000 63500 80300 63500 4 +{ +T 80300 63500 5 10 1 1 0 0 1 +netname=ADC_D0D_P_1 +} +N 81000 63100 80300 63100 4 +{ +T 80300 63100 5 10 1 1 0 0 1 +netname=ADC_D0D_N_1 +} +N 76400 59600 76400 58900 4 +{ +T 77000 59200 5 10 1 1 180 0 1 +netname=ADC_CSB_1 +} +N 57500 59900 57500 59200 4 +{ +T 58000 59500 5 10 1 1 180 0 1 +netname=ADC_CSB_0 +} +N 58400 59900 58400 59200 4 +{ +T 58900 59800 5 10 1 1 180 0 1 +netname=ADC_SDIO_0 +} +N 77300 59600 77300 58900 4 +{ +T 77900 59500 5 10 1 1 180 0 1 +netname=ADC_SDIO_1 +} +N 78500 59600 78500 58900 4 +{ +T 79100 59200 5 10 1 1 180 0 1 +netname=ADC_SCLK_1 +} +N 59600 59900 59600 59200 4 +{ +T 60100 59500 5 10 1 1 180 0 1 +netname=ADC_SCLK_0 +} +N 62200 45900 63000 45900 4 +{ +T 61800 45900 5 10 1 1 0 0 1 +netname=DAC_D_N_4 +} +N 62200 46300 63000 46300 4 +{ +T 61800 46300 5 10 1 1 0 0 1 +netname=DAC_D_P_4 +} +N 62200 49500 63000 49500 4 +{ +T 61800 49500 5 10 1 1 0 0 1 +netname=DAC_D_P_8 +} +N 62200 49100 63000 49100 4 +{ +T 61800 49100 5 10 1 1 0 0 1 +netname=DAC_D_N_8 +} +N 70200 49900 70900 49900 4 +{ +T 70200 49900 5 10 1 1 0 0 1 +netname=DAC_DCO_P +} +N 70200 49500 70900 49500 4 +{ +T 70200 49500 5 10 1 1 0 0 1 +netname=DAC_DCO_N +} +N 62200 45500 63000 45500 4 +{ +T 61800 45500 5 10 1 1 0 0 1 +netname=DAC_D_P_3 +} +N 62200 45100 63000 45100 4 +{ +T 61800 45100 5 10 1 1 0 0 1 +netname=DAC_D_N_3 +} +N 62200 48700 63000 48700 4 +{ +T 61800 48700 5 10 1 1 0 0 1 +netname=DAC_D_P_7 +} +N 62200 48300 63000 48300 4 +{ +T 61800 48300 5 10 1 1 0 0 1 +netname=DAC_D_N_7 +} +N 62200 51900 63000 51900 4 +{ +T 61800 51900 5 10 1 1 0 0 1 +netname=DAC_D_P_11 +} +N 62200 51500 63000 51500 4 +{ +T 61800 51500 5 10 1 1 0 0 1 +netname=DAC_D_N_11 +} +N 62200 43500 63000 43500 4 +{ +T 61800 43500 5 10 1 1 0 0 1 +netname=DAC_D_N_1 +} +N 62200 47900 63000 47900 4 +{ +T 61800 47900 5 10 1 1 0 0 1 +netname=DAC_D_P_6 +} +N 62200 47500 63000 47500 4 +{ +T 61800 47500 5 10 1 1 0 0 1 +netname=DAC_D_N_6 +} +N 62200 51100 63000 51100 4 +{ +T 61800 51100 5 10 1 1 0 0 1 +netname=DAC_D_P_10 +} +N 62200 50700 63000 50700 4 +{ +T 61800 50700 5 10 1 1 0 0 1 +netname=DAC_D_N_10 +} +N 66500 40500 66500 41200 4 +{ +T 66900 40800 5 10 1 1 180 0 1 +netname=DAC_CSB +} +N 65800 40500 65800 41200 4 +{ +T 66300 41100 5 10 1 1 180 0 1 +netname=DAC_SCLK +} +N 50200 49200 50900 49200 4 +{ +T 48300 49200 5 10 1 1 0 0 1 +netname=LMK_DATAuWire/CLKoutDIV_0 +} +N 62200 42300 63000 42300 4 +{ +T 61800 42300 5 10 1 1 0 0 1 +netname=DAC_DCI_P +} +N 62200 41900 63000 41900 4 +{ +T 61800 41900 5 10 1 1 0 0 1 +netname=DAC_DCI_N +} +N 62200 43900 63000 43900 4 +{ +T 61800 43900 5 10 1 1 0 0 1 +netname=DAC_D_P_1 +} +N 62200 44700 63000 44700 4 +{ +T 61800 44700 5 10 1 1 0 0 1 +netname=DAC_D_P_2 +} +N 62200 44300 63000 44300 4 +{ +T 61800 44300 5 10 1 1 0 0 1 +netname=DAC_D_N_2 +} +N 62200 47100 63000 47100 4 +{ +T 61800 47100 5 10 1 1 0 0 1 +netname=DAC_D_P_5 +} +N 62200 46700 63000 46700 4 +{ +T 61800 46700 5 10 1 1 0 0 1 +netname=DAC_D_N_5 +} +N 62200 50300 63000 50300 4 +{ +T 61800 50300 5 10 1 1 0 0 1 +netname=DAC_D_P_9 +} +N 62200 49900 63000 49900 4 +{ +T 61800 49900 5 10 1 1 0 0 1 +netname=DAC_D_N_9 +} +N 64300 40500 64300 41200 4 +{ +T 64700 41100 5 10 1 1 180 0 1 +netname=DAC_SDO +} +N 65000 40500 65000 41200 4 +{ +T 65500 40800 5 10 1 1 180 0 1 +netname=DAC_SDIO +} +N 62200 43100 63000 43100 4 +{ +T 61800 43100 5 10 1 1 0 0 1 +netname=DAC_D_P_0 +} +N 62200 42700 63000 42700 4 +{ +T 61800 42700 5 10 1 1 0 0 1 +netname=DAC_D_N_0 +} +N 67200 40500 67200 41200 4 +{ +T 67800 41100 5 10 1 1 180 0 1 +netname=DAC_RESET +} +N 50200 48400 50900 48400 4 +{ +T 48500 48400 5 10 1 1 0 0 1 +netname=LMK_LEuWire/CLKoutDIV_2 +} +C 63900 55400 1 180 0 gnd-1.sym +N 63800 55100 63800 55000 4 +C 66700 55400 1 180 0 gnd-1.sym +N 66600 55100 66600 55000 4 +C 68500 55400 1 180 0 gnd-1.sym +N 68400 55100 68400 55000 4 +N 70300 57300 69300 57300 4 +N 68500 57300 67500 57300 4 +N 64700 57600 64700 55000 4 +N 53100 58400 53100 65000 4 +C 72500 49600 1 90 0 capacitor-1.sym +{ +T 71800 49800 5 10 0 0 90 0 1 +device=CAPACITOR +T 72200 50300 5 10 1 1 180 0 1 +refdes=C32 +T 71600 49800 5 10 0 1 90 0 1 +symversion=0.1 +T 72200 49900 5 10 1 1 180 0 1 +value=0.1uF +T 72200 49700 5 10 1 1 180 0 1 +footprint=0402 +T 72500 49600 5 10 0 1 0 0 1 +dielectric=X5R +} +C 72400 49100 1 0 1 gnd-1.sym +C 73300 49100 1 0 1 gnd-1.sym +C 73300 49600 1 90 0 resistor-1.sym +{ +T 72900 49900 5 10 0 0 90 0 1 +device=RESISTOR +T 73600 50200 5 10 1 1 180 0 1 +refdes=R9 +T 73800 50000 5 10 1 1 180 0 1 +value=10.0kΩ +T 73300 49600 5 10 0 1 0 0 1 +footprint=0603 +} +N 73200 49600 73200 49400 4 +N 72300 49600 72300 49400 4 +N 70200 50700 72300 50700 4 +N 72300 50700 72300 50500 4 +N 70200 51100 73200 51100 4 +N 73200 51100 73200 50500 4 +N 56800 59900 56800 59200 4 +{ +T 57000 59800 5 10 1 1 180 0 1 +netname=ADC_PDWN_0 +} +N 75700 59600 75700 58900 4 +{ +T 76200 59500 5 10 1 1 180 0 1 +netname=ADC_PDWN_1 +} +N 58000 56400 58000 58900 4 +N 58200 56800 58200 58400 4 +N 62100 61800 61400 61800 4 +{ +T 61400 61800 5 10 1 1 0 0 1 +netname=ADC_FCO_P_0 +} +N 62100 61400 61400 61400 4 +{ +T 61400 61400 5 10 1 1 0 0 1 +netname=ADC_FCO_N_0 +} +N 81000 61500 80300 61500 4 +{ +T 80300 61500 5 10 1 1 0 0 1 +netname=ADC_FCO_P_1 +} +N 81000 61100 80300 61100 4 +{ +T 80300 61100 5 10 1 1 0 0 1 +netname=ADC_FCO_N_1 +} +N 81000 60700 80300 60700 4 +{ +T 80300 60700 5 10 1 1 0 0 1 +netname=ADC_DCO_P_1 +} +N 81000 60300 80300 60300 4 +{ +T 80300 60300 5 10 1 1 0 0 1 +netname=ADC_DCO_N_1 +} +N 62100 61000 61400 61000 4 +{ +T 61400 61000 5 10 1 1 0 0 1 +netname=ADC_DCO_P_0 +} +N 62100 60600 61400 60600 4 +{ +T 61400 60600 5 10 1 1 0 0 1 +netname=ADC_DCO_N_0 +} +N 60600 59900 60600 59200 4 +{ +T 61300 59800 5 10 1 1 180 0 1 +netname=ADC_SYNC_0 +} +N 79500 59600 79500 58900 4 +{ +T 80200 59500 5 10 1 1 180 0 1 +netname=ADC_SYNC_1 +} +N 62300 52700 63000 52700 4 +{ +T 61800 52700 5 10 1 1 0 0 1 +netname=DAC_D_P_12 +} +N 62300 52300 63000 52300 4 +{ +T 61800 52300 5 10 1 1 0 0 1 +netname=DAC_D_N_12 +} +N 62300 53500 63000 53500 4 +{ +T 61800 53500 5 10 1 1 0 0 1 +netname=DAC_D_P_13 +} +N 62300 53100 63000 53100 4 +{ +T 61800 53100 5 10 1 1 0 0 1 +netname=DAC_D_N_13 +} +N 50200 48800 50900 48800 4 +{ +T 48400 48800 5 10 1 1 0 0 1 +netname=LMK_CLKuWire/CLKoutDIV_1 +} +C 50600 47600 1 0 0 gnd-1.sym +N 50900 48000 50700 48000 4 +N 50700 47900 50700 50000 4 +N 59800 52200 59800 53000 4 +N 57000 53600 57700 53600 4 +{ +T 57000 53600 5 10 1 1 0 0 1 +netname=LMK_CLKout4_P +} +N 57000 53200 57700 53200 4 +{ +T 57000 53200 5 10 1 1 0 0 1 +netname=LMK_CLKout4_N +} +N 57000 52800 59800 52800 4 +{ +T 58100 52850 5 10 1 1 0 0 1 +netname=dac_clk_s_p +} +N 57000 52400 60600 52400 4 +{ +T 58100 52450 5 10 1 1 0 0 1 +netname=dac_clk_s_n +} +N 57000 56000 58400 56000 4 +N 57000 55600 58400 55600 4 +N 57700 54400 57000 54400 4 +{ +T 57000 54400 5 10 1 1 0 0 1 +netname=LMK_CLKout3_P +} +N 57700 54000 57000 54000 4 +{ +T 57000 54000 5 10 1 1 0 0 1 +netname=LMK_CLKout3_N +} +C 57900 51600 1 0 0 u.fl.sym +{ +T 59100 51900 5 10 1 1 0 3 1 +refdes=J12 +T 58300 51400 5 10 1 1 0 0 1 +device=U.FL-R-SMT +T 58900 51600 5 10 0 1 0 0 1 +footprint=hirose-UFL +} +C 58000 54800 1 0 0 u.fl.sym +{ +T 59200 55100 5 10 1 1 0 3 1 +refdes=J13 +T 59100 54800 5 10 1 1 0 0 1 +device=U.FL-R-SMT +T 59100 54800 5 10 0 1 0 0 1 +footprint=hirose-UFL +} +N 57000 55200 58000 55200 4 +N 57000 52000 57900 52000 4 +C 65500 57600 1 0 0 Vin.sym +{ +T 65400 57800 5 10 1 1 0 0 1 +netname=VDD1P8V +T 65400 57800 5 10 0 1 0 0 1 +net=VDD1P8V:1 +} +C 67300 57600 1 0 0 Vin.sym +{ +T 67200 57800 5 10 0 1 0 0 1 +net=VSS1P8V:1 +T 67200 57800 5 10 1 1 0 0 1 +netname=VSS1P8V +} +C 64500 57600 1 0 0 Vin.sym +{ +T 64400 57800 5 10 1 1 0 0 1 +netname=VDD3P3V +T 64500 57600 5 10 0 0 0 0 1 +net=VDD3P3V:1 +} +C 69100 57600 1 0 0 Vin.sym +{ +T 69000 57800 5 10 0 1 0 0 1 +net=VSS3P3V:1 +T 69000 57800 5 10 1 1 0 0 1 +netname=VSS3P3V +} +C 39600 57600 1 0 0 Vin.sym +{ +T 39500 57800 5 10 0 1 0 0 1 +net=VSS3P3V:1 +T 39500 57800 5 10 1 1 0 0 1 +netname=VSS3P3V +} +C 55000 63500 1 0 0 Vin.sym +{ +T 54900 63700 5 10 0 1 0 0 1 +net=VSS1P8V:1 +T 54900 63700 5 10 1 1 0 0 1 +netname=VSS1P8V +} +C 57700 70700 1 0 0 Vin.sym +{ +T 57400 70900 5 10 0 1 0 0 1 +net=VSS1P8V:1 +T 57400 70900 5 10 1 1 0 0 1 +netname=VSS1P8V +} +C 73900 63200 1 0 0 Vin.sym +{ +T 73800 63400 5 10 0 1 0 0 1 +net=VSS1P8V:1 +T 73800 63400 5 10 1 1 0 0 1 +netname=VSS1P8V +} +C 76600 70900 1 0 0 Vin.sym +{ +T 76300 71100 5 10 0 1 0 0 1 +net=VSS1P8V:1 +T 76300 71100 5 10 1 1 0 0 1 +netname=VSS1P8V +} +C 77400 70900 1 0 0 Vin.sym +{ +T 77200 71100 5 10 0 1 0 0 1 +net=VDD1P8V:1 +T 77200 71100 5 10 1 1 0 0 1 +netname=VDD1P8V +} +C 58500 70700 1 0 0 Vin.sym +{ +T 58400 70900 5 10 0 1 0 0 1 +net=VDD1P8V:1 +T 58400 70900 5 10 1 1 0 0 1 +netname=VDD1P8V +} +N 66200 57000 66200 57300 4 +N 65700 57300 66700 57300 4 +N 66700 57000 66700 57300 4 +N 68000 57000 68000 57300 4 +N 68500 57000 68500 57300 4 +N 73700 53500 73700 53000 4 +N 73300 53100 73300 52600 4 +N 39800 57600 40400 57600 4 +C 54700 62600 1 0 0 Vin.sym +{ +T 54700 62600 5 10 1 1 0 0 1 +netname=VREFADC1P25V +T 54700 62600 5 10 0 0 0 0 1 +net=VREFADC1P25V:1 +} +C 73600 62300 1 0 0 Vin.sym +{ +T 73600 62300 5 10 1 1 0 0 1 +netname=VREFADC1P25V +T 73600 62300 5 10 0 0 0 0 1 +net=VREFADC1P25V:1 +} +C 57600 54600 1 0 0 gnd-1.sym +C 57500 51400 1 0 0 gnd-1.sym +N 58000 54900 57700 54900 4 +N 57900 51700 57600 51700 4 +T 76700 41100 9 18 1 0 0 0 1 +Zest +C 75600 53700 1 0 0 differential_to_single_ended.sym +{ +T 77900 54900 5 10 0 0 0 0 1 +device=Pre-amplifier +T 76900 54000 5 10 1 1 0 3 1 +refdes=U13 +} +C 75600 53600 1 180 1 differential_to_single_ended.sym +{ +T 77900 52400 5 10 0 0 180 6 1 +device=Pre-amplifier +T 76900 53300 5 10 1 1 180 3 1 +refdes=U14 +} +N 38700 62700 39100 62700 4 +N 41400 62900 41800 62900 4 +N 41800 60900 41800 62900 4 +N 38700 63100 39000 63100 4 +N 39900 63100 40200 63100 4 +N 41400 63300 42800 63300 4 +{ +T 42400 63400 5 10 1 1 0 0 1 +netname=clock_split +} +C 40200 62300 1 0 0 TCP-2-33W+.sym +{ +T 40295 62500 5 10 1 1 0 0 1 +device=TCP-2-33W+ +T 41695 62497 5 10 0 1 0 0 1 +footprint=DB1627 +T 40300 62300 5 10 1 1 0 0 1 +refdes=U34 +} +C 42300 63200 1 270 0 resistor-1.sym +{ +T 42700 62900 5 10 0 0 270 0 1 +device=RESISTOR +T 42300 63200 5 10 0 0 270 0 1 +footprint=0603 +T 42600 62900 5 10 1 1 0 0 1 +refdes=R5 +T 42600 62700 5 10 1 1 0 0 1 +value=475Ω +} +N 41800 62100 42400 62100 4 +N 42400 62100 42400 62300 4 +N 42400 63200 42400 63300 4 +C 54000 62600 1 270 0 capacitor-1.sym +{ +T 54700 62400 5 10 0 0 270 0 1 +device=CAPACITOR +T 54900 62400 5 10 0 1 270 0 1 +symversion=0.1 +T 54100 61800 5 10 1 1 180 0 1 +footprint=0603 +T 54100 62400 5 10 1 1 180 0 1 +refdes=C64 +T 54100 62000 5 10 1 1 180 0 1 +value=2.2uF +T 54100 61600 5 10 1 1 180 0 1 +dielectric=Tant-poly +} +C 54100 61400 1 0 0 gnd-1.sym +C 72800 62300 1 270 0 capacitor-1.sym +{ +T 73500 62100 5 10 0 0 270 0 1 +device=CAPACITOR +T 73700 62100 5 10 0 1 270 0 1 +symversion=0.1 +T 72900 61500 5 10 1 1 180 0 1 +footprint=0603 +T 72900 62100 5 10 1 1 180 0 1 +refdes=C65 +T 72900 61700 5 10 1 1 180 0 1 +value=2.2uF +T 72900 61300 5 10 1 1 180 0 1 +dielectric=Tant-poly +} +C 72900 61100 1 0 0 gnd-1.sym +N 47000 56000 50900 56000 4 +C 45600 56500 1 270 0 gnd-1.sym +C 45600 56100 1 270 0 gnd-1.sym +C 45600 55700 1 270 0 gnd-1.sym +N 47000 54800 50900 54800 4 +N 48200 54400 50900 54400 4 +N 47000 54000 50900 54000 4 +N 48200 53600 50900 53600 4 +C 45600 54900 1 270 0 gnd-1.sym +C 45600 54500 1 270 0 gnd-1.sym +C 45600 54100 1 270 0 gnd-1.sym +C 45600 53700 1 270 0 gnd-1.sym +N 45900 56800 46100 56800 4 +N 45900 56400 47300 56400 4 +N 45900 56000 46100 56000 4 +N 45900 55600 47300 55600 4 +N 45900 54800 46100 54800 4 +N 45900 54400 47300 54400 4 +N 45900 54000 46100 54000 4 +N 45900 53600 47300 53600 4 +N 43500 57600 49400 57600 4 +{ +T 43600 57700 5 10 1 1 0 0 1 +netname=LMK13_plane +} +N 49400 57600 49400 56800 4 +C 44200 55800 1 90 0 capacitor-1.sym +{ +T 43500 56000 5 10 0 0 90 0 1 +device=CAPACITOR +T 43300 56000 5 10 0 1 90 0 1 +symversion=0.1 +T 44200 55800 5 10 0 1 0 0 1 +dielectric=X5R +T 43900 56500 5 10 1 1 180 0 1 +refdes=C10 +T 43900 56100 5 10 1 1 180 0 1 +value=10uF +T 43900 55900 5 10 1 1 180 0 1 +footprint=0603 +} +C 43900 55100 1 0 0 gnd-1.sym +N 44000 55800 44000 55400 4 +N 44000 57600 44000 56700 4 +C 48200 54600 1 180 0 capacitor-1.sym +{ +T 48000 53900 5 10 0 0 180 0 1 +device=CAPACITOR +T 47300 54500 5 10 1 1 0 0 1 +refdes=C68 +T 48000 53700 5 10 0 1 180 0 1 +symversion=0.1 +T 47900 54500 5 10 1 1 0 0 1 +value=0.1uF +T 47900 54200 5 10 1 1 0 0 1 +footprint=0402 +T 48200 54600 5 10 0 1 90 0 1 +dielectric=X5R +} +C 47000 54200 1 180 0 capacitor-1.sym +{ +T 46800 53500 5 10 0 0 180 0 1 +device=CAPACITOR +T 46100 54100 5 10 1 1 0 0 1 +refdes=C69 +T 46800 53300 5 10 0 1 180 0 1 +symversion=0.1 +T 46700 54100 5 10 1 1 0 0 1 +value=0.1uF +T 46700 53800 5 10 1 1 0 0 1 +footprint=0402 +T 47000 54200 5 10 0 1 90 0 1 +dielectric=X5R +} +C 48200 53800 1 180 0 capacitor-1.sym +{ +T 48000 53100 5 10 0 0 180 0 1 +device=CAPACITOR +T 47300 53700 5 10 1 1 0 0 1 +refdes=C70 +T 48000 52900 5 10 0 1 180 0 1 +symversion=0.1 +T 47900 53700 5 10 1 1 0 0 1 +value=0.1uF +T 47900 53400 5 10 1 1 0 0 1 +footprint=0402 +T 48200 53800 5 10 0 1 90 0 1 +dielectric=X5R +} +N 50900 52000 48900 52000 4 +N 50900 51600 48600 51600 4 +C 58000 47600 1 0 0 u.fl.sym +{ +T 59000 47600 5 10 0 1 0 0 1 +footprint=hirose-UFL +T 59200 47900 5 10 1 1 0 3 1 +refdes=J24 +T 59100 47600 5 10 1 1 0 0 1 +device=U.FL-R-SMT +} +C 57600 47400 1 0 0 gnd-1.sym +N 58000 47700 57700 47700 4 +N 57000 48000 58000 48000 4 +C 54500 43900 1 0 0 sma_2.sym +{ +T 54700 44200 5 10 1 1 0 3 1 +refdes=J20 +T 54100 43700 5 10 0 1 0 0 1 +device=142-0701-301 +T 54400 44600 5 10 1 1 0 0 1 +footprint=SMA-RA +} +N 57000 48800 60300 48800 4 +{ +T 57350 48850 5 10 1 1 0 0 1 +netname=aux_clk_p +} +N 60300 43300 60300 48800 4 +N 60300 43600 59300 43600 4 +N 57000 48400 60100 48400 4 +{ +T 57350 48450 5 10 1 1 0 0 1 +netname=aux_clk_n +} +N 60100 48400 60100 44400 4 +N 60100 44400 59300 44400 4 +N 56200 44400 55400 44400 4 +N 56200 43600 55800 43600 4 +N 55800 43500 55800 44000 4 +N 55400 44000 56200 44000 4 +C 55700 43200 1 0 0 gnd-1.sym +C 59400 43300 1 270 0 resistor-1.sym +{ +T 59800 43000 5 10 0 0 270 0 1 +device=RESISTOR +T 59400 43300 5 10 0 0 270 0 1 +footprint=0603 +T 59300 43000 5 10 1 1 180 0 1 +refdes=R7 +T 59300 42800 5 10 1 1 180 0 1 +value=200Ω +} +C 60200 43300 1 270 0 resistor-1.sym +{ +T 60600 43000 5 10 0 0 270 0 1 +device=RESISTOR +T 60200 43300 5 10 0 0 270 0 1 +footprint=0603 +T 60100 43000 5 10 1 1 180 0 1 +refdes=R8 +T 60100 42800 5 10 1 1 180 0 1 +value=200Ω +} +C 59400 41900 1 0 0 gnd-1.sym +C 60200 41900 1 0 0 gnd-1.sym +N 59500 43300 59500 44400 4 +N 59500 42200 59500 42400 4 +N 60300 42200 60300 42400 4 +C 58400 44200 1 0 0 capacitor-1.sym +{ +T 58600 44900 5 10 0 0 0 0 1 +device=CAPACITOR +T 58600 45100 5 10 0 1 0 0 1 +symversion=0.1 +T 59000 44200 5 10 1 1 0 0 1 +footprint=0603 +T 58400 44500 5 10 1 1 0 0 1 +refdes=C72 +T 59000 44500 5 10 1 1 0 0 1 +value=1nF +T 58400 44200 5 10 1 1 0 0 1 +dielectric=NPO +} +C 58400 43400 1 0 0 capacitor-1.sym +{ +T 58600 44100 5 10 0 0 0 0 1 +device=CAPACITOR +T 58600 44300 5 10 0 1 0 0 1 +symversion=0.1 +T 59000 43400 5 10 1 1 0 0 1 +footprint=0603 +T 58400 43700 5 10 1 1 0 0 1 +refdes=C71 +T 59000 43700 5 10 1 1 0 0 1 +value=1nF +T 58400 43400 5 10 1 1 0 0 1 +dielectric=NPO +} +N 58100 44400 58400 44400 4 +N 58100 43600 58400 43600 4 +N 50900 50000 50700 50000 4 +N 50900 49600 50700 49600 4 +C 60000 53000 1 90 0 capacitor-1.sym +{ +T 59300 53200 5 10 0 0 90 0 1 +device=CAPACITOR +T 59100 53200 5 10 0 1 90 0 1 +symversion=0.1 +T 60000 53600 5 10 1 1 90 0 1 +footprint=0603 +T 59700 53100 5 10 1 1 90 0 1 +refdes=C4 +T 59700 53600 5 10 1 1 90 0 1 +value=1nF +T 60000 53000 5 10 1 1 90 0 1 +dielectric=NPO +} +C 60800 52800 1 90 0 capacitor-1.sym +{ +T 60100 53000 5 10 0 0 90 0 1 +device=CAPACITOR +T 59900 53000 5 10 0 1 90 0 1 +symversion=0.1 +T 60800 53400 5 10 1 1 90 0 1 +footprint=0603 +T 60500 52900 5 10 1 1 90 0 1 +refdes=C5 +T 60500 53400 5 10 1 1 90 0 1 +value=1nF +T 60800 52800 5 10 1 1 90 0 1 +dielectric=NPO +} +N 59800 54300 63000 54300 4 +{ +T 61800 54350 5 10 1 1 0 0 1 +netname=dac_clk_d_p +} +N 60600 53900 63000 53900 4 +{ +T 61800 53950 5 10 1 1 0 0 1 +netname=dac_clk_d_n +} +C 59700 52200 1 270 0 resistor-1.sym +{ +T 60100 51900 5 10 0 0 270 0 1 +device=RESISTOR +T 59700 52200 5 10 0 0 270 0 1 +footprint=0603 +T 59400 51700 5 10 1 1 0 0 1 +refdes=R3 +T 59300 51500 5 10 1 1 0 0 1 +value=200Ω +} +C 60500 51900 1 270 0 resistor-1.sym +{ +T 60900 51600 5 10 0 0 270 0 1 +device=RESISTOR +T 60500 51900 5 10 0 0 270 0 1 +footprint=0603 +T 60200 51400 5 10 1 1 0 0 1 +refdes=R4 +T 60000 51200 5 10 1 1 0 0 1 +value=200Ω +} +C 61500 55500 1 270 0 resistor-1.sym +{ +T 61900 55200 5 10 0 0 270 0 1 +device=RESISTOR +T 61500 55500 5 10 0 0 270 0 1 +footprint=0603 +T 61200 55000 5 10 1 1 0 0 1 +refdes=R62 +T 61000 54800 5 10 1 1 0 0 1 +value=49.9Ω +} +C 62300 55500 1 270 0 resistor-1.sym +{ +T 62700 55200 5 10 0 0 270 0 1 +device=RESISTOR +T 62300 55500 5 10 0 0 270 0 1 +footprint=0603 +T 62000 55000 5 10 1 1 0 0 1 +refdes=R63 +T 61800 54800 5 10 1 1 0 0 1 +value=49.9Ω +} +N 60600 51900 60600 52800 4 +N 61600 54600 61600 54300 4 +N 62400 54600 62400 53900 4 +C 59700 50800 1 0 0 gnd-1.sym +C 60500 50500 1 0 0 gnd-1.sym +N 59800 51300 59800 51100 4 +N 60600 51000 60600 50800 4 +C 62300 56800 1 270 0 resistor-1.sym +{ +T 62700 56500 5 10 0 0 270 0 1 +device=RESISTOR +T 62300 56800 5 10 0 0 270 0 1 +footprint=0603 +T 62000 56300 5 10 1 1 0 0 1 +refdes=R65 +T 61800 56100 5 10 1 1 0 0 1 +value=1kΩ +} +C 61500 56800 1 270 0 resistor-1.sym +{ +T 61900 56500 5 10 0 0 270 0 1 +device=RESISTOR +T 61500 56800 5 10 0 0 270 0 1 +footprint=0603 +T 61200 56300 5 10 1 1 0 0 1 +refdes=R64 +T 61000 56100 5 10 1 1 0 0 1 +value=287Ω +} +C 61700 57300 1 180 0 gnd-1.sym +C 62200 57000 1 0 0 Vin.sym +{ +T 62100 57200 5 10 0 1 0 0 1 +net=VSS1P8V:1 +T 62100 57300 5 10 1 1 0 0 1 +netname=VSS1P8V +} +N 61600 55900 61600 55500 4 +N 62400 55900 62400 55500 4 +N 62400 57000 62400 56800 4 +N 61600 57000 61600 56800 4 +N 61600 55700 62400 55700 4 +C 60900 55900 1 90 0 capacitor-1.sym +{ +T 60200 56100 5 10 0 0 90 0 1 +device=CAPACITOR +T 60000 56100 5 10 0 1 90 0 1 +symversion=0.1 +T 60900 56500 5 10 1 1 90 0 1 +footprint=0603 +T 60600 56000 5 10 1 1 90 0 1 +refdes=C19 +T 60600 56500 5 10 1 1 90 0 1 +value=1nF +T 60900 55900 5 10 1 1 90 0 1 +dielectric=NPO +} +C 60800 57300 1 180 0 gnd-1.sym +N 60700 57000 60700 56800 4 +N 60700 55900 60700 55700 4 +N 60700 55700 61600 55700 4 +N 59800 53900 59800 54300 4 +N 60600 53700 60600 53900 4 +C 58100 45100 1 180 0 tcm2-43x.sym +{ +T 57100 43800 5 10 1 1 180 3 1 +refdes=T2 +T 58100 45100 5 10 0 0 0 0 1 +footprint=DB1627 +T 58100 45100 5 10 1 1 0 0 1 +device=TCM2-43X+ +} +C 43800 61600 1 180 0 tcm2-43x.sym +{ +T 42800 60300 5 10 1 1 180 3 1 +refdes=T1 +T 43800 61600 5 10 0 0 0 0 1 +footprint=DB1627 +T 43800 61600 5 10 1 1 0 0 1 +device=TCM2-43X+ +} +N 41900 60500 41400 60500 4 +C 39000 62900 1 0 0 capacitor-1.sym +{ +T 39200 63600 5 10 0 0 0 0 1 +device=CAPACITOR +T 39200 63800 5 10 0 1 0 0 1 +symversion=0.1 +T 39600 62900 5 10 1 1 0 0 1 +footprint=0603 +T 39000 63200 5 10 1 1 0 0 1 +refdes=C3 +T 39600 63200 5 10 1 1 0 0 1 +value=1nF +T 39000 62900 5 10 1 1 0 0 1 +dielectric=NPO +} +C 46800 60900 1 270 0 resistor-1.sym +{ +T 47200 60600 5 10 0 0 270 0 1 +device=RESISTOR +T 46800 60900 5 10 0 0 270 0 1 +footprint=0603 +T 46500 60400 5 10 1 1 0 0 1 +refdes=R2 +T 47000 60400 5 10 1 1 0 0 1 +value=100Ω +} +C 42600 57500 1 0 0 inductor-1.sym +{ +T 42900 57800 5 10 1 1 0 0 1 +refdes=FB2 +T 42800 58200 5 10 0 1 0 0 1 +symversion=0.1 +T 42400 57400 5 10 0 1 0 0 1 +device=INDUCTOR +T 43100 57900 5 10 0 1 0 0 1 +value=120Ω +T 42800 57400 5 10 1 1 0 0 1 +footprint=0603 +} +C 42600 53000 1 0 0 inductor-1.sym +{ +T 42900 53300 5 10 1 1 0 0 1 +refdes=FB4 +T 42800 53700 5 10 0 1 0 0 1 +symversion=0.1 +T 42400 52900 5 10 0 1 0 0 1 +device=INDUCTOR +T 43100 53400 5 10 0 1 0 0 1 +value=120Ω +T 42800 52900 5 10 1 1 0 0 1 +footprint=0603 +} +N 42200 57600 42200 53100 4 +N 42200 53100 42600 53100 4 +N 43500 53100 49400 53100 4 +{ +T 43600 53200 5 10 1 1 0 0 1 +netname=LMK57_plane +} +N 49400 53100 49400 54000 4 +N 49400 54000 49400 54800 4 +C 42600 58200 1 0 0 inductor-1.sym +{ +T 42900 58500 5 10 1 1 0 0 1 +refdes=FB3 +T 42800 58900 5 10 0 1 0 0 1 +symversion=0.1 +T 42400 58100 5 10 0 1 0 0 1 +device=INDUCTOR +T 43100 58600 5 10 0 1 0 0 1 +value=120Ω +T 42800 58100 5 10 1 1 0 0 1 +footprint=0603 +} +N 42200 57600 42200 58300 4 +N 42200 58300 42600 58300 4 +N 43500 58300 49700 58300 4 +{ +T 43600 58400 5 10 1 1 0 0 1 +netname=LMK2468_plane +} +N 49700 58300 49700 56400 4 +N 49700 56400 49700 55600 4 +N 49700 55600 49700 54400 4 +N 49700 54400 49700 53600 4 +N 49400 56800 49400 56000 4 +C 44600 51900 1 90 0 capacitor-1.sym +{ +T 43900 52100 5 10 0 0 90 0 1 +device=CAPACITOR +T 43700 52100 5 10 0 1 90 0 1 +symversion=0.1 +T 44600 51900 5 10 0 1 0 0 1 +dielectric=X5R +T 44300 52600 5 10 1 1 180 0 1 +refdes=C63 +T 44300 52200 5 10 1 1 180 0 1 +value=10uF +T 44300 52000 5 10 1 1 180 0 1 +footprint=0603 +} +C 44300 51200 1 0 0 gnd-1.sym +N 44400 51900 44400 51500 4 +C 45100 55800 1 90 0 capacitor-1.sym +{ +T 44400 56000 5 10 0 0 90 0 1 +device=CAPACITOR +T 44200 56000 5 10 0 1 90 0 1 +symversion=0.1 +T 45100 55800 5 10 0 1 0 0 1 +dielectric=X5R +T 44800 56500 5 10 1 1 180 0 1 +refdes=C66 +T 44800 56100 5 10 1 1 180 0 1 +value=10uF +T 44800 55900 5 10 1 1 180 0 1 +footprint=0603 +} +C 44800 55100 1 0 0 gnd-1.sym +N 44900 55800 44900 55400 4 +N 44900 58300 44900 56700 4 +N 44400 52800 44400 53100 4 +C 54100 64400 1 0 0 capacitor-1.sym +{ +T 54300 65100 5 10 0 0 0 0 1 +device=CAPACITOR +T 54300 65300 5 10 0 1 0 0 1 +symversion=0.1 +T 54700 64400 5 10 1 1 0 0 1 +footprint=0603 +T 54200 64700 5 10 1 1 0 0 1 +refdes=C73 +T 54700 64700 5 10 1 1 0 0 1 +value=10nF +T 54100 64400 5 10 1 1 0 0 1 +dielectric=NPO +} +C 55000 64000 1 0 0 capacitor-1.sym +{ +T 55200 64700 5 10 0 0 0 0 1 +device=CAPACITOR +T 55200 64900 5 10 0 1 0 0 1 +symversion=0.1 +T 55600 64000 5 10 1 1 0 0 1 +footprint=0603 +T 55100 64300 5 10 1 1 0 0 1 +refdes=C74 +T 55600 64300 5 10 1 1 0 0 1 +value=10nF +T 55000 64000 5 10 1 1 0 0 1 +dielectric=NPO +} +N 55000 64600 56000 64600 4 +N 55900 64200 56000 64200 4 +N 53100 64600 54100 64600 4 +N 53300 64200 55000 64200 4 +C 54000 65100 1 180 0 resistor-1.sym +{ +T 53700 64700 5 10 0 0 180 0 1 +device=RESISTOR +T 53200 65100 5 10 1 1 0 0 1 +refdes=R70 +T 54000 65100 5 10 0 0 180 0 1 +footprint=0603 +T 53600 65100 5 10 1 1 0 0 1 +value=100Ω +} +N 54000 65000 54000 64200 4 +C 72800 64100 1 0 0 capacitor-1.sym +{ +T 73000 64800 5 10 0 0 0 0 1 +device=CAPACITOR +T 73000 65000 5 10 0 1 0 0 1 +symversion=0.1 +T 73400 64100 5 10 1 1 0 0 1 +footprint=0603 +T 72900 64400 5 10 1 1 0 0 1 +refdes=C75 +T 73400 64400 5 10 1 1 0 0 1 +value=10nF +T 72800 64100 5 10 1 1 0 0 1 +dielectric=NPO +} +C 73800 63700 1 0 0 capacitor-1.sym +{ +T 74000 64400 5 10 0 0 0 0 1 +device=CAPACITOR +T 74000 64600 5 10 0 1 0 0 1 +symversion=0.1 +T 74400 63700 5 10 1 1 0 0 1 +footprint=0603 +T 73900 64000 5 10 1 1 0 0 1 +refdes=C76 +T 74400 64000 5 10 1 1 0 0 1 +value=10nF +T 73800 63700 5 10 1 1 0 0 1 +dielectric=NPO +} +N 73700 64300 74900 64300 4 +N 74700 63900 74900 63900 4 +N 71500 64300 72800 64300 4 +N 71700 63900 73800 63900 4 +C 72500 64800 1 180 0 resistor-1.sym +{ +T 72200 64400 5 10 0 0 180 0 1 +device=RESISTOR +T 72500 64800 5 10 0 0 180 0 1 +footprint=0603 +T 71700 64800 5 10 1 1 0 0 1 +refdes=R71 +T 72100 64800 5 10 1 1 0 0 1 +value=100Ω +} +N 71500 64700 71600 64700 4 +N 72500 64700 72600 64700 4 +N 72600 64700 72600 63900 4 +N 71700 58400 71700 63900 4 +C 59300 55700 1 180 0 resistor-1.sym +{ +T 59000 55300 5 10 0 0 180 0 1 +device=RESISTOR +T 58500 55700 5 10 1 1 0 0 1 +refdes=R69 +T 59300 55700 5 10 0 0 180 0 1 +footprint=0603 +T 58900 55700 5 10 1 1 0 0 1 +value=200Ω +} +C 59300 56100 1 180 0 resistor-1.sym +{ +T 59000 55700 5 10 0 0 180 0 1 +device=RESISTOR +T 58500 56100 5 10 1 1 0 0 1 +refdes=R68 +T 59300 56100 5 10 0 0 180 0 1 +footprint=0603 +T 58900 56100 5 10 1 1 0 0 1 +value=200Ω +} +C 59300 56500 1 180 0 resistor-1.sym +{ +T 59000 56100 5 10 0 0 180 0 1 +device=RESISTOR +T 58500 56500 5 10 1 1 0 0 1 +refdes=R67 +T 59300 56500 5 10 0 0 180 0 1 +footprint=0603 +T 58900 56500 5 10 1 1 0 0 1 +value=200Ω +} +C 59300 56900 1 180 0 resistor-1.sym +{ +T 59000 56500 5 10 0 0 180 0 1 +device=RESISTOR +T 58500 56900 5 10 1 1 0 0 1 +refdes=R66 +T 59300 56900 5 10 0 0 180 0 1 +footprint=0603 +T 58900 56900 5 10 1 1 0 0 1 +value=200Ω +} +C 59800 56700 1 90 0 gnd-1.sym +C 59800 56300 1 90 0 gnd-1.sym +C 59800 55900 1 90 0 gnd-1.sym +C 59800 55500 1 90 0 gnd-1.sym +N 59300 56800 59500 56800 4 +N 59300 56400 59500 56400 4 +N 59300 56000 59500 56000 4 +N 59300 55600 59500 55600 4 +N 68800 66600 69000 66600 4 +N 50400 66900 50600 66900 4 +C 51900 60000 1 0 0 gnd-1.sym +C 50800 60000 1 0 0 gnd-1.sym +C 50700 61200 1 270 0 capacitor-1.sym +{ +T 50800 60400 5 10 1 1 180 0 1 +footprint=0603 +T 50800 60600 5 10 1 1 180 0 1 +value=DNP +T 51400 61000 5 10 0 0 270 0 1 +device=CAPACITOR +T 51600 61000 5 10 0 1 270 0 1 +symversion=0.1 +T 50800 61000 5 10 1 1 180 0 1 +refdes=C78 +} +C 51800 61200 1 270 0 capacitor-1.sym +{ +T 51900 60400 5 10 1 1 180 0 1 +footprint=0603 +T 51900 60600 5 10 1 1 180 0 1 +value=10nF +T 52100 60400 5 10 1 1 0 0 1 +dielectric=NPO +T 52500 61000 5 10 0 0 270 0 1 +device=CAPACITOR +T 52700 61000 5 10 0 1 270 0 1 +symversion=0.1 +T 51900 61000 5 10 1 1 180 0 1 +refdes=C77 +} +C 70400 59900 1 0 0 gnd-1.sym +C 69300 59900 1 0 0 gnd-1.sym +C 69200 61100 1 270 0 capacitor-1.sym +{ +T 69300 60300 5 10 1 1 180 0 1 +footprint=0603 +T 69300 60500 5 10 1 1 180 0 1 +value=DNP +T 69900 60900 5 10 0 0 270 0 1 +device=CAPACITOR +T 70100 60900 5 10 0 1 270 0 1 +symversion=0.1 +T 69300 60900 5 10 1 1 180 0 1 +refdes=C80 +} +C 70300 61100 1 270 0 capacitor-1.sym +{ +T 70400 60300 5 10 1 1 180 0 1 +footprint=0603 +T 70400 60500 5 10 1 1 180 0 1 +value=10nF +T 70600 60300 5 10 1 1 0 0 1 +dielectric=NPO +T 71000 60900 5 10 0 0 270 0 1 +device=CAPACITOR +T 71200 60900 5 10 0 1 270 0 1 +symversion=0.1 +T 70400 60900 5 10 1 1 180 0 1 +refdes=C79 +} +C 68500 40700 1 0 1 gnd-1.sym +N 68400 41200 68400 41000 4 +C 55300 70400 1 270 0 capacitor-1.sym +{ +T 56000 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 56200 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 55600 69500 5 10 1 1 0 0 1 +footprint=0402 +T 55600 70100 5 10 1 1 0 0 1 +refdes=C81 +T 55600 69700 5 10 1 1 0 0 1 +value=0.1uF +T 55300 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 54500 70400 1 270 0 capacitor-1.sym +{ +T 55200 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 55400 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 54800 69500 5 10 1 1 0 0 1 +footprint=0402 +T 54800 70100 5 10 1 1 0 0 1 +refdes=C82 +T 54800 69700 5 10 1 1 0 0 1 +value=0.1uF +T 54500 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 53800 70400 1 270 0 capacitor-1.sym +{ +T 54500 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 54700 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 54100 69500 5 10 1 1 0 0 1 +footprint=0402 +T 54100 70100 5 10 1 1 0 0 1 +refdes=C83 +T 54100 69700 5 10 1 1 0 0 1 +value=0.1uF +T 53800 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 74400 70400 1 270 0 capacitor-1.sym +{ +T 75100 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 75300 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 74700 69500 5 10 1 1 0 0 1 +footprint=0402 +T 74700 70100 5 10 1 1 0 0 1 +refdes=C84 +T 74700 69700 5 10 1 1 0 0 1 +value=0.1uF +T 74400 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 73700 70400 1 270 0 capacitor-1.sym +{ +T 74400 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 74600 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 74000 69500 5 10 1 1 0 0 1 +footprint=0402 +T 74000 70100 5 10 1 1 0 0 1 +refdes=C85 +T 74000 69700 5 10 1 1 0 0 1 +value=0.1uF +T 73700 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 72900 70400 1 270 0 capacitor-1.sym +{ +T 73600 70200 5 10 0 0 270 0 1 +device=CAPACITOR +T 73800 70200 5 10 0 1 270 0 1 +symversion=0.1 +T 73200 69500 5 10 1 1 0 0 1 +footprint=0402 +T 73200 70100 5 10 1 1 0 0 1 +refdes=C86 +T 73200 69700 5 10 1 1 0 0 1 +value=0.1uF +T 72900 70400 5 10 0 1 0 0 1 +dielectric=X5R +} +N 54000 69500 57200 69500 4 +N 49100 69000 48300 69000 4 +N 78300 53400 78200 53400 4 +N 78300 53000 78200 53000 4 +N 45700 68100 45700 68600 4 +N 45700 64600 45700 65000 4 +C 47700 66600 1 0 0 gnd-1.sym +C 47600 62800 1 0 0 gnd-1.sym +N 64100 67800 64100 68300 4 +C 66100 66300 1 0 0 gnd-1.sym +C 66000 62500 1 0 0 gnd-1.sym +N 64100 64200 64100 64700 4 diff --git a/digitizer/digitizer_02_fmc.sch b/digitizer/digitizer_02_fmc.sch new file mode 100644 index 0000000..7d6a719 --- /dev/null +++ b/digitizer/digitizer_02_fmc.sch @@ -0,0 +1,800 @@ +v 20130925 2 +T 7000 20200 9 40 1 0 0 0 1 +LPC FMC P1 +C 5000 2000 1 0 0 fmc_lpc_mzn.sym +{ +T 8795 1995 5 10 1 1 0 0 1 +refdes=P1 +T 5000 2000 5 10 1 1 0 0 1 +device=ASP-134604-01 +T 5000 2000 5 10 1 1 0 0 1 +footprint=FMC_LPC_MEZ +} +T 17700 20000 9 40 1 0 0 0 1 +LPC FMC P2 +C 15000 2000 1 0 0 fmc_lpc_mzn.sym +{ +T 19495 1895 5 10 1 1 0 0 1 +refdes=P2 +T 15000 2000 5 10 1 1 0 0 1 +device=ASP-134604-01 +T 15000 2000 5 10 1 1 0 0 1 +footprint=FMC_LPC_MEZ +} +C -100 0 0 0 0 lbl-title-bordered-A1.sym +{ +T 30700 1200 15 10 1 1 0 0 1 +title=Zest FMC Mapping +T 27200 1000 15 10 1 1 0 0 1 +file=$FileName$ +T 27200 300 15 10 1 1 0 0 1 +author=$LastAuthor$ +T 27200 600 15 10 1 1 0 0 1 +date=$LastDate$ +T 27200 1300 15 10 1 1 0 0 1 +revision=$Revision$ +T 30700 600 15 10 1 1 0 0 1 +date=$FirstDate$ +T 30700 300 15 10 1 1 0 0 1 +author=$FirstAuthor$ +} +N 6200 15500 5500 15500 4 +{ +T 5500 15500 5 10 1 1 0 0 1 +netname=ADC_D1C_N_0 +} +N 6200 15100 5500 15100 4 +{ +T 5500 15100 5 10 1 1 0 0 1 +netname=ADC_D1C_P_0 +} +N 6200 13900 5500 13900 4 +{ +T 5500 13900 5 10 1 1 0 0 1 +netname=LMK_CLKout3_P +} +N 6200 13500 5500 13500 4 +{ +T 5500 13500 5 10 1 1 0 0 1 +netname=LMK_CLKout3_N +} +N 6200 12300 5500 12300 4 +{ +T 5500 12300 5 10 1 1 0 0 1 +netname=ADC_D0D_N_1 +} +N 6200 11900 5500 11900 4 +{ +T 5500 11900 5 10 1 1 0 0 1 +netname=ADC_D0D_P_1 +} +N 6200 10700 5500 10700 4 +{ +T 5500 10700 5 10 1 1 0 0 1 +netname=ADC_D0B_N_1 +} +N 6200 10300 5500 10300 4 +{ +T 5500 10300 5 10 1 1 0 0 1 +netname=ADC_D0B_P_1 +} +N 6200 9100 5500 9100 4 +{ +T 5500 9100 5 10 1 1 0 0 1 +netname=PMOD_1_3 +} +N 6200 8700 5500 8700 4 +{ +T 5500 8700 5 10 1 1 0 0 1 +netname=PMOD_1_9 +} +N 6200 7500 5500 7500 4 +{ +T 5500 7500 5 10 1 1 0 0 1 +netname=P1_SCL +} +N 6200 7100 5500 7100 4 +{ +T 5500 7100 5 10 1 1 0 0 1 +netname=P1_SDA +} +N 6200 5900 5500 5900 4 +{ +T 5500 5900 5 10 1 1 0 0 1 +netname=P1_GA0 +} +N 6200 5500 5500 5500 4 +{ +T 5500 5500 5 10 1 1 0 0 1 +netname=P1_12P0V +} +N 6200 4700 5500 4700 4 +{ +T 5500 4700 5 10 1 1 0 0 1 +netname=P1_12P0V +} +N 8200 15100 7500 15100 4 +{ +T 7500 15100 5 10 1 1 0 0 1 +netname=ADC_D0B_N_0 +} +N 8200 14700 7500 14700 4 +{ +T 7500 14700 5 10 1 1 0 0 1 +netname=ADC_D0B_P_0 +} +N 8200 13900 7500 13900 4 +{ +T 7500 13900 5 10 1 1 0 0 1 +netname=ADC_D0A_N_0 +} +N 8200 13500 7500 13500 4 +{ +T 7500 13500 5 10 1 1 0 0 1 +netname=ADC_D0A_P_0 +} +N 8200 11500 7500 11500 4 +{ +T 7500 11500 5 10 1 1 0 0 1 +netname=ADC_DCO_N_1 +} +N 8200 11100 7500 11100 4 +{ +T 7500 11100 5 10 1 1 0 0 1 +netname=ADC_DCO_P_1 +} +N 8200 9100 7500 9100 4 +{ +T 7500 9100 5 10 1 1 0 0 1 +netname=PMOD_1_4 +} +N 8200 8700 7500 8700 4 +{ +T 7500 8700 5 10 1 1 0 0 1 +netname=PMOD_1_10 +} +N 8200 7500 7500 7500 4 +{ +T 7500 7500 5 10 1 1 0 0 1 +netname=P1_TDI +} +N 8200 7100 7500 7100 4 +{ +T 7500 7100 5 10 1 1 0 0 1 +netname=P1_TDO +} +N 8200 6700 7500 6700 4 +{ +T 7500 6700 5 10 1 1 0 0 1 +netname=P1_3P3VAUX +} +N 8200 5500 7500 5500 4 +{ +T 7500 5500 5 10 1 1 0 0 1 +netname=P1_GA1 +} +N 8200 16300 7500 16300 4 +{ +T 7500 16300 5 10 1 1 0 0 1 +netname=ADC_D1D_N_0 +} +N 8200 15900 7500 15900 4 +{ +T 7500 15900 5 10 1 1 0 0 1 +netname=ADC_D1D_P_0 +} +N 10200 15500 9500 15500 4 +{ +T 9500 15500 5 10 1 1 0 0 1 +netname=ADC_D0D_P_0 +} +N 10200 14700 9500 14700 4 +{ +T 9500 14700 5 10 1 1 0 0 1 +netname=ADC_D1A_N_0 +} +N 10200 14300 9500 14300 4 +{ +T 9500 14300 5 10 1 1 0 0 1 +netname=ADC_D1A_P_0 +} +N 10200 12300 9500 12300 4 +{ +T 9500 12300 5 10 1 1 0 0 1 +netname=ADC_D1C_N_1 +} +N 10200 11900 9500 11900 4 +{ +T 9500 11900 5 10 1 1 0 0 1 +netname=ADC_D1C_P_1 +} +N 10200 11100 9500 11100 4 +{ +T 9500 11100 5 10 1 1 0 0 1 +netname=ADC_D1A_N_1 +} +N 10200 10700 9500 10700 4 +{ +T 9500 10700 5 10 1 1 0 0 1 +netname=ADC_D1A_P_1 +} +N 10200 9900 9500 9900 4 +{ +T 9500 9900 5 10 1 1 0 0 1 +netname=ADC_D0A_N_1 +} +N 10200 9500 9500 9500 4 +{ +T 9500 9500 5 10 1 1 0 0 1 +netname=ADC_D0A_P_1 +} +N 10200 8700 9500 8700 4 +{ +T 9500 8700 5 10 1 1 0 0 1 +netname=PMOD_1_2 +} +N 10200 8300 9500 8300 4 +{ +T 9500 8300 5 10 1 1 0 0 1 +netname=PMOD_1_8 +} +N 10200 7500 9500 7500 4 +{ +T 9500 7500 5 10 1 1 0 0 1 +netname=PMOD_1_1 +} +N 10200 7100 9500 7100 4 +{ +T 9500 7100 5 10 1 1 0 0 1 +netname=PMOD_1_7 +} +N 10200 6300 9500 6300 4 +{ +T 9500 6300 5 10 1 1 0 0 1 +netname=HDMI_CEC +} +N 10200 5900 9500 5900 4 +{ +T 9500 5900 5 10 1 1 0 0 1 +netname=HDMI_SCL +} +N 10200 5100 9500 5100 4 +{ +T 9500 5100 5 10 1 1 0 0 1 +netname=HDMI_SDA +} +N 10200 4700 9500 4700 4 +{ +T 9500 4700 5 10 1 1 0 0 1 +netname=HDMI_DET +} +N 10200 3900 9500 3900 4 +{ +T 9500 3900 5 10 1 1 0 0 1 +netname=P1_VADJ +} +N 10200 17100 9500 17100 4 +{ +T 9500 17100 5 10 1 1 0 0 1 +netname=ADC_DCO_N_0 +} +N 10200 16700 9500 16700 4 +{ +T 9500 16700 5 10 1 1 0 0 1 +netname=ADC_DCO_P_0 +} +N 10200 15900 9500 15900 4 +{ +T 9500 15900 5 10 1 1 0 0 1 +netname=ADC_D0D_N_0 +} +N 12200 15500 11500 15500 4 +{ +T 11500 15500 5 10 1 1 0 0 1 +netname=ADC_FCO_N_0 +} +N 12200 15100 11500 15100 4 +{ +T 11500 15100 5 10 1 1 0 0 1 +netname=ADC_FCO_P_0 +} +N 12200 14300 11500 14300 4 +{ +T 11500 14300 5 10 1 1 0 0 1 +netname=ADC_D1B_N_0 +} +N 12200 13900 11500 13900 4 +{ +T 11500 13900 5 10 1 1 0 0 1 +netname=ADC_D1B_P_0 +} +N 12200 13100 11500 13100 4 +{ +T 11500 13100 5 10 1 1 0 0 1 +netname=ADC_D1D_N_1 +} +N 12200 12700 11500 12700 4 +{ +T 11500 12700 5 10 1 1 0 0 1 +netname=ADC_D1D_P_1 +} +N 12200 11900 11500 11900 4 +{ +T 11500 11900 5 10 1 1 0 0 1 +netname=ADC_D0C_N_1 +} +N 12200 11500 11500 11500 4 +{ +T 11500 11500 5 10 1 1 0 0 1 +netname=ADC_D0C_P_1 +} +N 12200 10700 11500 10700 4 +{ +T 11500 10700 5 10 1 1 0 0 1 +netname=ADC_FCO_N_1 +} +N 12200 10300 11500 10300 4 +{ +T 11500 10300 5 10 1 1 0 0 1 +netname=ADC_FCO_P_1 +} +N 12200 9500 11500 9500 4 +{ +T 11500 9500 5 10 1 1 0 0 1 +netname=ADC_D1B_N_1 +} +N 12200 9100 11500 9100 4 +{ +T 11500 9100 5 10 1 1 0 0 1 +netname=ADC_D1B_P_1 +} +N 12200 8300 11500 8300 4 +{ +T 11500 8300 5 10 1 1 0 0 1 +netname=HDMI_D2_P +} +N 12200 7900 11500 7900 4 +{ +T 11500 7900 5 10 1 1 0 0 1 +netname=HDMI_D2_N +} +N 12200 18700 11500 18700 4 +{ +T 11500 18700 5 10 1 1 0 0 1 +netname=P1_PRSNT +} +N 12200 7100 11500 7100 4 +{ +T 11500 7100 5 10 1 1 0 0 1 +netname=HDMI_D1_P +} +N 12200 6700 11500 6700 4 +{ +T 11500 6700 5 10 1 1 0 0 1 +netname=HDMI_D1_N +} +N 12200 5900 11500 5900 4 +{ +T 11500 5900 5 10 1 1 0 0 1 +netname=HDMI_D0_P +} +N 12200 5500 11500 5500 4 +{ +T 11500 5500 5 10 1 1 0 0 1 +netname=HDMI_D0_N +} +N 12200 4700 11500 4700 4 +{ +T 11500 4700 5 10 1 1 0 0 1 +netname=HDMI_CK_P +} +N 12200 4300 11500 4300 4 +{ +T 11500 4300 5 10 1 1 0 0 1 +netname=HDMI_CK_N +} +N 12200 3500 11500 3500 4 +{ +T 11500 3500 5 10 1 1 0 0 1 +netname=P1_VADJ +} +N 12200 16700 11500 16700 4 +{ +T 11500 16700 5 10 1 1 0 0 1 +netname=ADC_D0C_N_0 +} +N 12200 16300 11500 16300 4 +{ +T 11500 16300 5 10 1 1 0 0 1 +netname=ADC_D0C_P_0 +} +N 16200 15500 15500 15500 4 +{ +T 15500 15500 5 10 1 1 0 0 1 +netname=DAC_D_P_10 +} +N 16200 15100 15500 15100 4 +{ +T 15500 15100 5 10 1 1 0 0 1 +netname=DAC_D_N_10 +} +N 16200 13900 15500 13900 4 +{ +T 15500 13900 5 10 1 1 0 0 1 +netname=DAC_DCI_P +} +N 16200 13500 15500 13500 4 +{ +T 15500 13500 5 10 1 1 0 0 1 +netname=DAC_DCI_N +} +N 16200 12300 15500 12300 4 +{ +T 15500 12300 5 10 1 1 0 0 1 +netname=DAC_D_P_0 +} +N 16200 11900 15500 11900 4 +{ +T 15500 11900 5 10 1 1 0 0 1 +netname=DAC_D_N_0 +} +N 16200 10700 15500 10700 4 +{ +T 15500 10700 5 10 1 1 0 0 1 +netname=PMOD_2_1 +} +N 16200 10300 15500 10300 4 +{ +T 15500 10300 5 10 1 1 0 0 1 +netname=PMOD_2_2 +} +N 16200 9100 15500 9100 4 +{ +T 15500 9100 5 10 1 1 0 0 1 +netname=P2_PWR_SYNC +} +N 16200 8700 15500 8700 4 +{ +T 15500 8700 5 10 1 1 0 0 1 +netname=P2_PWR_EN +} +N 16200 5500 15500 5500 4 +{ +T 15500 5500 5 10 1 1 0 0 1 +netname=P2_12P0V +} +N 16200 4700 15500 4700 4 +{ +T 15500 4700 5 10 1 1 0 0 1 +netname=P2_12P0V +} +N 16200 3900 15500 3900 4 +{ +T 15500 3900 5 10 1 1 0 0 1 +netname=P2_3P3V +} +N 18200 15100 17500 15100 4 +{ +T 17500 15100 5 10 1 1 0 0 1 +netname=DAC_D_P_9 +} +N 18200 14700 17500 14700 4 +{ +T 17500 14700 5 10 1 1 0 0 1 +netname=DAC_D_N_9 +} +N 18200 13900 17500 13900 4 +{ +T 17500 13900 5 10 1 1 0 0 1 +netname=DAC_D_P_3 +} +N 18200 13500 17500 13500 4 +{ +T 17500 13500 5 10 1 1 0 0 1 +netname=DAC_D_N_3 +} +N 18200 12700 17500 12700 4 +{ +T 17500 12700 5 10 1 1 0 0 1 +netname=DAC_D_P_1 +} +N 18200 12300 17500 12300 4 +{ +T 17500 12300 5 10 1 1 0 0 1 +netname=DAC_D_N_1 +} +N 18200 19100 17500 19100 4 +{ +T 17500 19100 5 10 1 1 0 0 1 +netname=P2_PG_C2M +} +N 18200 11500 17500 11500 4 +{ +T 17500 11500 5 10 1 1 0 0 1 +netname=DAC_DCO_P +} +N 18200 11100 17500 11100 4 +{ +T 17500 11100 5 10 1 1 0 0 1 +netname=DAC_DCO_N +} +N 18200 10300 17500 10300 4 +{ +T 17500 10300 5 10 1 1 0 0 1 +netname=PMOD_2_3 +} +N 18200 9900 17500 9900 4 +{ +T 17500 9900 5 10 1 1 0 0 1 +netname=PMOD_2_4 +} +N 18200 9100 17500 9100 4 +{ +T 17500 9100 5 10 1 1 0 0 1 +netname=P2_AD7794_CSb +} +N 18200 8700 17500 8700 4 +{ +T 17500 8700 5 10 1 1 0 0 1 +netname=P2_AD7794_DOUT/RDYb +} +N 18200 7500 17500 7500 4 +{ +T 17500 7500 5 10 1 1 0 0 1 +netname=P2_TDI +} +N 18200 7100 17500 7100 4 +{ +T 17500 7100 5 10 1 1 0 0 1 +netname=P2_TDO +} +N 18200 5100 17500 5100 4 +{ +T 17500 5100 5 10 1 1 0 0 1 +netname=P2_3P3V +} +N 18200 4300 17500 4300 4 +{ +T 17500 4300 5 10 1 1 0 0 1 +netname=P2_3P3V +} +N 18200 3500 17500 3500 4 +{ +T 17500 3500 5 10 1 1 0 0 1 +netname=P2_3P3V +} +N 20200 17100 19500 17100 4 +{ +T 19500 17100 5 10 1 1 0 0 1 +netname=DAC_D_P_12 +} +N 20200 16700 19500 16700 4 +{ +T 19500 16700 5 10 1 1 0 0 1 +netname=DAC_D_N_12 +} +N 20200 15900 19500 15900 4 +{ +T 19500 15900 5 10 1 1 0 0 1 +netname=DAC_D_P_11 +} +N 20200 15500 19500 15500 4 +{ +T 19500 15500 5 10 1 1 0 0 1 +netname=DAC_D_N_11 +} +N 20200 14700 19500 14700 4 +{ +T 19500 14700 5 10 1 1 0 0 1 +netname=DAC_D_P_4 +} +N 20200 14300 19500 14300 4 +{ +T 19500 14300 5 10 1 1 0 0 1 +netname=DAC_D_N_4 +} +N 20200 13500 19500 13500 4 +{ +T 19500 13500 5 10 1 1 0 0 1 +netname=DAC_D_P_2 +} +N 20200 13100 19500 13100 4 +{ +T 19500 13100 5 10 1 1 0 0 1 +netname=DAC_D_N_2 +} +N 20200 12300 19500 12300 4 +{ +T 19500 12300 5 10 1 1 0 0 1 +netname=P2_ADC_PDWN +} +N 20200 11900 19500 11900 4 +{ +T 19500 11900 5 10 1 1 0 0 1 +netname=P2_POLL_SCLK +} +N 20200 11100 19500 11100 4 +{ +T 19500 11100 5 10 1 1 0 0 1 +netname=PMOD_2_7 +} +N 20200 10700 19500 10700 4 +{ +T 19500 10700 5 10 1 1 0 0 1 +netname=PMOD_2_8 +} +N 20200 9900 19500 9900 4 +{ +T 19500 9900 5 10 1 1 0 0 1 +netname=P2_AD7794_FCLK +} +N 20200 9500 19500 9500 4 +{ +T 19500 9500 5 10 1 1 0 0 1 +netname=P2_LMK_DATAuWire/CLKoutDIV_0 +} +N 20200 8700 19500 8700 4 +{ +T 19500 8700 5 10 1 1 0 0 1 +netname=PMOD_2_9 +} +N 20200 8300 19500 8300 4 +{ +T 19500 8300 5 10 1 1 0 0 1 +netname=PMOD_2_10 +} +N 20200 7500 19500 7500 4 +{ +T 19500 7500 5 10 1 1 0 0 1 +netname=P2_SDI +} +N 20200 7100 19500 7100 4 +{ +T 19500 7100 5 10 1 1 0 0 1 +netname=P2_SCLK +} +N 20200 6300 19500 6300 4 +{ +T 19500 6300 5 10 1 1 0 0 1 +netname=P2_ADC_CSB_0 +} +N 20200 5900 19500 5900 4 +{ +T 19500 5900 5 10 1 1 0 0 1 +netname=P2_ADC_CSB_1 +} +N 20200 5100 19500 5100 4 +{ +T 19500 5100 5 10 1 1 0 0 1 +netname=P2_ADC_SYNC +} +N 20200 4700 19500 4700 4 +{ +T 19500 4700 5 10 1 1 0 0 1 +netname=P2_POLL_MOSI +} +N 20200 3900 19500 3900 4 +{ +T 19500 3900 5 10 1 1 0 0 1 +netname=P2_VADJ +} +N 22200 18700 21500 18700 4 +{ +T 21500 18700 5 10 1 1 0 0 1 +netname=P2_PRSNT +} +N 22200 17900 21500 17900 4 +{ +T 21500 17900 5 10 1 1 0 0 1 +netname=LMK_CLKout4_P +} +N 22200 17500 21500 17500 4 +{ +T 21500 17500 5 10 1 1 0 0 1 +netname=LMK_CLKout4_N +} +N 22200 16700 21500 16700 4 +{ +T 21500 16700 5 10 1 1 0 0 1 +netname=DAC_D_P_13 +} +N 22200 16300 21500 16300 4 +{ +T 21500 16300 5 10 1 1 0 0 1 +netname=DAC_D_N_13 +} +N 22200 15500 21500 15500 4 +{ +T 21500 15500 5 10 1 1 0 0 1 +netname=DAC_D_P_8 +} +N 22200 15100 21500 15100 4 +{ +T 21500 15100 5 10 1 1 0 0 1 +netname=DAC_D_N_8 +} +N 22200 14300 21500 14300 4 +{ +T 21500 14300 5 10 1 1 0 0 1 +netname=DAC_D_P_7 +} +N 22200 13900 21500 13900 4 +{ +T 21500 13900 5 10 1 1 0 0 1 +netname=DAC_D_N_7 +} +N 22200 13100 21500 13100 4 +{ +T 21500 13100 5 10 1 1 0 0 1 +netname=DAC_D_P_6 +} +N 22200 12700 21500 12700 4 +{ +T 21500 12700 5 10 1 1 0 0 1 +netname=DAC_D_N_6 +} +N 22200 11900 21500 11900 4 +{ +T 21500 11900 5 10 1 1 0 0 1 +netname=DAC_D_P_5 +} +N 22200 11500 21500 11500 4 +{ +T 21500 11500 5 10 1 1 0 0 1 +netname=DAC_D_N_5 +} +N 22200 10700 21500 10700 4 +{ +T 21500 10700 5 10 1 1 0 0 1 +netname=P2_DAC_SDO +} +N 22200 10300 21500 10300 4 +{ +T 21500 10300 5 10 1 1 0 0 1 +netname=P2_DAC_CSB +} +N 22200 9500 21500 9500 4 +{ +T 21500 9500 5 10 1 1 0 0 1 +netname=P2_LMK_LEuWire/CLKoutDIV_2 +} +N 22200 9100 21500 9100 4 +{ +T 21500 9100 5 10 1 1 0 0 1 +netname=P2_DAC_RESET +} +N 22200 8300 21500 8300 4 +{ +T 21500 8300 5 10 1 1 0 0 1 +netname=P2_AMC7823_SPI_MISO +} +N 22200 7900 21500 7900 4 +{ +T 21500 7900 5 10 1 1 0 0 1 +netname=P2_AMC7823_SPI_SS +} +N 22200 7100 21500 7100 4 +{ +T 21500 7100 5 10 1 1 0 0 1 +netname=P2_ADC_SDIO +} +N 22200 6700 21500 6700 4 +{ +T 21500 6700 5 10 1 1 0 0 1 +netname=P2_ADC_SDIO_DIR +} +N 22200 5900 21500 5900 4 +{ +T 21500 5900 5 10 1 1 0 0 1 +netname=P2_APP_I2C_SCL +} +N 22200 5500 21500 5500 4 +{ +T 21500 5500 5 10 1 1 0 0 1 +netname=P2_APP_I2C_SDA +} +N 22200 3500 21500 3500 4 +{ +T 21500 3500 5 10 1 1 0 0 1 +netname=P2_VADJ +} diff --git a/digitizer/digitizer_03_housekeeping.sch b/digitizer/digitizer_03_housekeeping.sch new file mode 100644 index 0000000..162eb25 --- /dev/null +++ b/digitizer/digitizer_03_housekeeping.sch @@ -0,0 +1,2927 @@ +v 20130925 2 +C 37200 40000 0 0 0 lbl-title-bordered-A0.sym +{ +T 76700 40600 15 10 1 1 0 0 1 +file=$FileName$ +T 81000 41000 15 10 1 1 0 0 1 +author=$LastAuthor$ +T 81000 41300 15 10 1 1 0 0 1 +date=$LastDate$ +T 80800 40600 15 10 1 1 0 0 1 +revision=$Revision$ +T 80800 40300 15 10 1 1 0 0 1 +author=$FirstAuthor$ +} +N 50525 67175 50525 71475 4 +C 46900 55400 1 0 0 gnd-1.sym +N 47000 55700 47000 55900 4 +N 42200 55200 44100 55200 4 +{ +T 41800 55300 5 10 1 1 0 0 1 +netname=clock_split +} +C 50300 55700 1 90 0 capacitor-1.sym +{ +T 49600 55900 5 10 0 0 90 0 1 +device=CAPACITOR +T 49400 55900 5 10 0 1 90 0 1 +symversion=0.1 +T 50300 55700 5 10 1 1 90 0 1 +footprint=0603 +T 49800 55900 5 10 1 1 90 0 1 +refdes=C34 +T 50400 56400 5 10 1 1 270 0 1 +value=10nF +T 50300 55700 5 10 0 1 0 0 1 +dielectric=NPO +} +C 48900 56600 1 0 0 resistor-1.sym +{ +T 49200 57000 5 10 0 0 0 0 1 +device=RESISTOR +T 48900 56600 5 10 0 0 270 0 1 +footprint=0603 +T 48900 56600 5 10 0 1 270 0 1 +tolerance=1% +T 49200 56800 5 10 1 1 0 0 1 +refdes=R11 +T 49200 56400 5 10 1 1 0 0 1 +value=221Ω +} +N 49800 56700 50525 56700 4 +N 46800 56700 48900 56700 4 +N 48600 56700 48600 56600 4 +C 48500 55300 1 0 0 gnd-1.sym +N 48600 55600 48600 55700 4 +C 50000 55300 1 0 0 gnd-1.sym +N 50100 55600 50100 55700 4 +C 44225 60475 1 0 0 amc7823.sym +{ +T 48125 69875 5 10 0 0 0 0 1 +author=Qiang Du +T 45025 62275 5 10 0 1 0 0 1 +device=AMC7823IRTAT +T 48820 63370 5 10 0 1 0 0 1 +footprint=QFN40 +T 44225 60475 5 10 0 0 0 6 1 +description=IC MONITOR/CONTROL ANALOG 40WQFN +T 46225 64475 5 10 1 1 0 0 1 +refdes=U15 +} +N 43050 66975 44225 66975 4 +{ +T 42325 66975 5 10 1 1 0 0 1 +netname=AMC7823_SPI_SS +} +N 46025 60275 46025 60475 4 +C 51925 71175 1 180 0 capacitor-1.sym +{ +T 51725 70475 5 10 0 0 180 0 1 +device=CAPACITOR +T 51725 70275 5 10 0 1 180 0 1 +symversion=0.1 +T 51925 71175 5 10 1 1 180 0 1 +footprint=0402 +T 51325 70875 5 10 1 1 180 0 1 +refdes=C35 +T 51225 71275 5 10 1 1 0 0 1 +value=220pF +T 51925 71175 5 10 1 1 0 0 1 +dielectric=NPO +} +N 48425 67375 50900 67375 4 +{ +T 49375 67375 5 10 1 1 0 0 1 +netname=V_MON +} +N 48425 67175 50525 67175 4 +{ +T 49225 67175 5 10 1 1 0 0 1 +netname=I_MON +} +N 51025 70975 50525 70975 4 +C 52425 70875 1 90 0 gnd-1.sym +N 52125 70975 51925 70975 4 +N 43025 66575 44225 66575 4 +{ +T 42325 66575 5 10 1 1 0 0 1 +netname=AMC7823_SPI_MISO +} +N 43000 67375 44225 67375 4 +{ +T 42325 67375 5 10 1 1 0 0 1 +netname=AMC7823_SPI_MOSI +} +N 42925 67775 44225 67775 4 +{ +T 42325 67775 5 10 1 1 0 0 1 +netname=AMC7823_SPI_SCLK +} +C 41600 56900 1 0 1 gnd-1.sym +N 41900 57200 41500 57200 4 +N 43925 70275 43925 69575 4 +C 48525 70075 1 0 1 capacitor-1.sym +{ +T 48325 70775 5 10 0 0 0 6 1 +device=CAPACITOR +T 48325 70975 5 10 0 1 0 6 1 +symversion=0.1 +T 47975 69875 5 10 1 1 180 2 1 +footprint=0603 +T 48025 70075 5 10 1 1 0 6 1 +value=1uF +T 47925 70375 5 10 1 1 0 6 1 +refdes=C36 +T 48525 70075 5 10 0 1 0 0 1 +dielectric=X5R +T 48525 70075 5 10 0 0 0 0 1 +voltage=25V +} +N 47125 69675 48625 69675 4 +N 48625 69575 48625 70475 4 +C 48800 55700 1 90 0 capacitor-1.sym +{ +T 48100 55900 5 10 0 0 90 0 1 +device=CAPACITOR +T 47900 55900 5 10 0 1 90 0 1 +symversion=0.1 +T 48800 55700 5 10 1 1 90 0 1 +footprint=0603 +T 48300 55900 5 10 1 1 90 0 1 +refdes=C37 +T 48900 56400 5 10 1 1 270 0 1 +value=10nF +T 48800 55700 5 10 0 1 0 0 1 +dielectric=NPO +} +C 41900 57400 1 180 1 capacitor-1.sym +{ +T 42100 56700 5 10 0 0 180 6 1 +device=CAPACITOR +T 42100 56500 5 10 0 1 180 6 1 +symversion=0.1 +T 41900 57400 5 10 1 1 180 6 1 +footprint=0603 +T 42100 56900 5 10 1 1 180 6 1 +refdes=C38 +T 42600 57500 5 10 1 1 0 6 1 +value=10nF +T 41900 57400 5 10 0 1 0 6 1 +dielectric=NPO +} +N 45225 60475 45225 60275 4 +N 45225 60275 46825 60275 4 +N 50525 56700 50525 66975 4 +N 50525 66975 48425 66975 4 +{ +T 49225 66975 5 10 1 1 0 0 1 +netname=LO_MON +} +N 48425 68175 50125 68175 4 +C 44025 70075 1 0 0 capacitor-1.sym +{ +T 44225 70775 5 10 0 0 0 0 1 +device=CAPACITOR +T 44225 70975 5 10 0 1 0 0 1 +symversion=0.1 +T 44425 69925 5 10 1 1 0 0 1 +footprint=0603 +T 44525 70075 5 10 1 1 0 0 1 +value=1uF +T 44625 70375 5 10 1 1 0 0 1 +refdes=C39 +T 44025 70075 5 10 0 1 0 0 1 +dielectric=X5R +T 44025 70075 5 10 0 0 0 0 1 +voltage=25V +} +C 44925 69975 1 0 0 gnd-1.sym +N 45025 70275 44925 70275 4 +N 44025 70275 43825 70275 4 +N 47525 70275 47625 70275 4 +C 42725 69975 1 0 0 gnd-1.sym +N 42825 70275 42925 70275 4 +N 48425 68575 48625 68575 4 +N 48625 68575 48625 68675 4 +N 62425 64775 62425 66775 4 +N 62425 66775 62225 66775 4 +N 62225 66575 62425 66575 4 +N 62225 66375 62425 66375 4 +N 62225 65975 62425 65975 4 +N 62225 66175 62425 66175 4 +N 62225 65775 62425 65775 4 +N 62225 65375 62425 65375 4 +N 62225 64975 62425 64975 4 +N 62225 65575 62425 65575 4 +N 62225 65175 62425 65175 4 +C 60825 62975 1 0 0 hdr20-2.sym +{ +T 60825 62975 5 10 0 1 0 0 1 +pins=20 +T 60825 62975 5 10 0 1 0 0 1 +class=IO +T 61075 62725 5 10 0 1 0 0 1 +device=FCI_20021121-00020C4LF +T 60825 62975 5 10 0 0 0 0 1 +description=CONN PLUG 20POS 3A 300V STRT DIP +T 60825 62975 5 10 0 0 0 0 1 +footprint=FCI_20021121-00020C4LF +T 61425 67075 5 10 1 1 0 0 1 +refdes=J14 +} +N 48425 66575 60825 66575 4 +N 48425 66375 60825 66375 4 +N 49825 70275 49925 70275 4 +N 48425 66175 60825 66175 4 +N 48425 65975 60825 65975 4 +N 53625 65775 60825 65775 4 +N 53825 65575 60825 65575 4 +N 54025 65375 60825 65375 4 +N 54225 65175 60825 65175 4 +N 54425 64975 60825 64975 4 +N 48425 62575 60825 62575 4 +N 48425 62375 60825 62375 4 +N 48425 62175 60825 62175 4 +N 48425 61975 60825 61975 4 +N 48425 61775 60825 61775 4 +N 48425 61575 60825 61575 4 +N 48425 61175 60825 61175 4 +N 48425 61375 60825 61375 4 +N 51325 63375 51625 63375 4 +N 44225 65375 42525 65375 4 +N 42525 65375 42525 59775 4 +N 42525 59775 60225 59775 4 +N 50125 60975 60825 60975 4 +C 57425 68075 1 90 0 resistor-1.sym +{ +T 57025 68375 5 10 0 0 90 0 1 +device=RESISTOR +T 57425 68075 5 10 0 1 90 0 1 +footprint=0603 +T 57225 68275 5 10 1 1 90 0 1 +refdes=R12 +T 57625 68375 5 10 1 1 90 0 1 +value=22.0kΩ +} +C 53675 63475 1 180 0 led-2.sym +{ +T 53575 62875 5 10 0 0 180 0 1 +device=LED +T 53675 63475 5 10 0 0 270 0 1 +footprint=LED_0603 +T 52975 63275 5 10 1 1 180 0 1 +refdes=D1 +T 53475 63675 5 10 1 1 180 0 1 +value=Green +} +C 52525 63475 1 180 0 resistor-1.sym +{ +T 52225 63075 5 10 0 0 180 0 1 +device=RESISTOR +T 52525 63475 5 10 0 0 180 0 1 +footprint=0603 +T 52025 63675 5 10 1 1 180 0 1 +refdes=R13 +T 52225 63275 5 10 1 1 180 0 1 +value=150Ω +} +C 58025 68075 1 90 0 resistor-1.sym +{ +T 57625 68375 5 10 0 0 90 0 1 +device=RESISTOR +T 58025 68075 5 10 0 1 90 0 1 +footprint=0603 +T 57825 68275 5 10 1 1 90 0 1 +refdes=R14 +T 58225 68375 5 10 1 1 90 0 1 +value=22.0kΩ +} +C 58625 68075 1 90 0 resistor-1.sym +{ +T 58225 68375 5 10 0 0 90 0 1 +device=RESISTOR +T 58625 68075 5 10 0 1 90 0 1 +footprint=0603 +T 58425 68275 5 10 1 1 90 0 1 +refdes=R15 +T 58825 68375 5 10 1 1 90 0 1 +value=22.0kΩ +} +C 59225 68075 1 90 0 resistor-1.sym +{ +T 58825 68375 5 10 0 0 90 0 1 +device=RESISTOR +T 59225 68075 5 10 0 1 90 0 1 +footprint=0603 +T 59025 68275 5 10 1 1 90 0 1 +refdes=R16 +T 59425 68375 5 10 1 1 90 0 1 +value=22.0kΩ +} +C 59825 68075 1 90 0 resistor-1.sym +{ +T 59425 68375 5 10 0 0 90 0 1 +device=RESISTOR +T 59825 68075 5 10 0 1 90 0 1 +footprint=0603 +T 59625 68275 5 10 1 1 90 0 1 +refdes=R17 +T 60025 68375 5 10 1 1 90 0 1 +value=22.0kΩ +} +N 51300 69800 51300 69600 4 +N 59725 68975 57325 68975 4 +N 59725 68075 59725 61975 4 +N 59125 68075 59125 62175 4 +N 58525 68075 58525 62375 4 +N 57925 68075 57925 62575 4 +N 57325 68075 57325 62775 4 +C 56525 68075 1 90 0 capacitor-1.sym +{ +T 55825 68275 5 10 0 0 90 0 1 +device=CAPACITOR +T 55625 68275 5 10 0 1 90 0 1 +symversion=0.1 +T 56525 68075 5 10 1 1 90 0 1 +footprint=0603 +T 56225 68675 5 10 1 1 90 0 1 +refdes=C40 +T 56225 67875 5 10 1 1 90 0 1 +value=150pF +T 56525 68725 5 10 1 1 90 0 1 +dielectric=NPO +} +C 55925 68075 1 90 0 capacitor-1.sym +{ +T 55225 68275 5 10 0 0 90 0 1 +device=CAPACITOR +T 55025 68275 5 10 0 1 90 0 1 +symversion=0.1 +T 55925 68075 5 10 1 1 90 0 1 +footprint=0603 +T 55625 68675 5 10 1 1 90 0 1 +refdes=C41 +T 55625 67875 5 10 1 1 90 0 1 +value=150pF +T 55925 68725 5 10 1 1 90 0 1 +dielectric=NPO +} +C 55325 68075 1 90 0 capacitor-1.sym +{ +T 54625 68275 5 10 0 0 90 0 1 +device=CAPACITOR +T 54425 68275 5 10 0 1 90 0 1 +symversion=0.1 +T 55325 68075 5 10 1 1 90 0 1 +footprint=0603 +T 55025 68675 5 10 1 1 90 0 1 +refdes=C42 +T 55025 67875 5 10 1 1 90 0 1 +value=150pF +T 55325 68725 5 10 1 1 90 0 1 +dielectric=NPO +} +C 54725 68075 1 90 0 capacitor-1.sym +{ +T 54025 68275 5 10 0 0 90 0 1 +device=CAPACITOR +T 53825 68275 5 10 0 1 90 0 1 +symversion=0.1 +T 54725 67975 5 10 1 1 90 0 1 +footprint=0603 +T 54425 68675 5 10 1 1 90 0 1 +refdes=C43 +T 54425 67875 5 10 1 1 90 0 1 +value=150pF +T 54725 68725 5 10 1 1 90 0 1 +dielectric=NPO +} +C 54125 68075 1 90 0 capacitor-1.sym +{ +T 53425 68275 5 10 0 0 90 0 1 +device=CAPACITOR +T 51625 68275 5 10 0 1 90 0 1 +symversion=0.1 +T 54125 67975 5 10 1 1 90 0 1 +footprint=0603 +T 53825 68675 5 10 1 1 90 0 1 +refdes=C44 +T 53825 67875 5 10 1 1 90 0 1 +value=150pF +T 54125 68725 5 10 1 1 90 0 1 +dielectric=NPO +} +N 53925 69275 57025 69275 4 +C 56925 68975 1 0 0 gnd-1.sym +N 56325 68075 56325 65975 4 +N 55725 68075 55725 66175 4 +N 55125 68075 55125 66375 4 +N 54525 68075 54525 66575 4 +N 53925 68075 53925 66775 4 +C 47425 69975 1 0 0 gnd-1.sym +C 49825 69975 1 0 0 gnd-1.sym +N 43925 68675 43925 68575 4 +N 43925 68575 44225 68575 4 +N 45525 69275 45525 69675 4 +N 46325 69675 43925 69675 4 +C 42925 63475 1 0 0 gnd-1.sym +N 44225 64975 43025 64975 4 +N 43025 64975 43025 64775 4 +C 46325 59975 1 0 0 gnd-1.sym +C 51200 67100 1 0 0 gnd-1.sym +C 62325 64475 1 0 0 gnd-1.sym +N 46325 69275 46325 69675 4 +N 47125 69275 47125 69675 4 +N 43025 63775 43025 63875 4 +N 54425 64975 54425 63775 4 +N 54425 63775 48425 63775 4 +N 54225 65175 54225 64575 4 +N 54225 64575 48425 64575 4 +N 54025 65375 54025 64775 4 +N 54025 64775 48425 64775 4 +N 53825 65575 53825 64975 4 +N 53825 64975 48425 64975 4 +N 53625 65775 53625 65175 4 +N 53625 65175 48425 65175 4 +N 62425 60775 62425 62775 4 +N 62425 62775 62225 62775 4 +N 62225 62575 62425 62575 4 +N 62225 62375 62425 62375 4 +N 62225 61975 62425 61975 4 +N 62225 62175 62425 62175 4 +N 62225 61775 62425 61775 4 +N 62225 61375 62425 61375 4 +N 62225 61575 62425 61575 4 +N 62225 61175 62425 61175 4 +C 60825 58975 1 0 0 hdr20-2.sym +{ +T 60825 58975 5 10 0 1 0 0 1 +pins=20 +T 60825 58975 5 10 0 1 0 0 1 +class=IO +T 61075 58725 5 10 0 1 0 0 1 +device=FCI_20021121-00020C4LF +T 60825 58975 5 10 0 0 0 0 1 +description=CONN PLUG 20POS 3A 300V STRT DIP +T 60825 58975 5 10 0 0 0 0 1 +footprint=FCI_20021121-00020C4LF +T 61425 63075 5 10 1 1 0 0 1 +refdes=J15 +} +C 62325 60475 1 0 0 gnd-1.sym +N 50125 60975 50125 68175 4 +C 48425 67575 1 0 0 gnd-1.sym +N 48525 67875 48625 67875 4 +C 49725 71375 1 0 0 input-1.sym +{ +T 49725 71675 5 10 0 0 0 0 1 +device=none +T 49225 71375 5 10 1 1 0 0 1 +netname=I_Mon +T 49225 71375 5 10 0 0 0 0 1 +net=I_Mon:1 +} +N 46825 60275 46825 60475 4 +N 46425 60275 47525 60275 4 +N 47525 60275 47525 60475 4 +N 51325 63375 51325 62975 4 +N 51325 62975 48425 62975 4 +C 42925 70075 1 0 0 capacitor-1.sym +{ +T 43125 70775 5 10 0 0 0 0 1 +device=CAPACITOR +T 43125 70975 5 10 0 1 0 0 1 +symversion=0.1 +T 42925 70075 5 10 1 1 0 0 1 +footprint=0402 +T 43025 70375 5 10 1 1 0 0 1 +refdes=C45 +T 43125 69875 5 10 1 1 0 0 1 +value=0.1uF +T 42925 70075 5 10 0 1 0 0 1 +dielectric=X5R +} +C 51200 68500 1 270 0 resistor-1.sym +{ +T 51600 68200 5 10 0 0 270 0 1 +device=RESISTOR +T 51200 68500 5 10 0 1 270 0 1 +footprint=0603 +T 51400 68500 5 10 1 1 270 0 1 +refdes=R18 +T 51400 68100 5 10 1 1 270 0 1 +value=4.75kΩ +T 51400 67450 5 10 1 1 270 0 1 +tolerance=1% +} +C 51400 68700 1 90 0 resistor-1.sym +{ +T 51000 69000 5 10 0 0 90 0 1 +device=RESISTOR +T 51400 68700 5 10 0 1 90 0 1 +footprint=0603 +T 51100 68900 5 10 1 1 90 0 1 +refdes=R19 +T 51600 69000 5 10 1 1 90 0 1 +value=4.75kΩ +T 51600 68700 5 10 1 1 90 0 1 +tolerance=1% +} +N 49525 67875 50125 67875 4 +N 60225 62775 60225 59775 4 +C 44025 68675 1 90 0 resistor-1.sym +{ +T 43625 68975 5 10 0 0 90 0 1 +device=RESISTOR +T 44025 68675 5 10 0 1 90 0 1 +footprint=0603 +T 43725 68875 5 10 1 1 90 0 1 +refdes=R20 +T 44225 68975 5 10 1 1 90 0 1 +value=4.75kΩ +} +N 60225 62775 60825 62775 4 +N 48425 62775 57325 62775 4 +N 62225 60975 62425 60975 4 +C 48725 68675 1 90 0 resistor-1.sym +{ +T 48325 68975 5 10 0 0 90 0 1 +device=RESISTOR +T 48725 68675 5 10 0 1 90 0 1 +footprint=0603 +T 48425 68875 5 10 1 1 90 0 1 +refdes=R21 +T 48925 68975 5 10 1 1 90 0 1 +value=4.75kΩ +T 48925 68675 5 10 1 1 90 0 1 +tolerance=1% +} +C 43125 63875 1 90 0 resistor-1.sym +{ +T 42725 64175 5 10 0 0 90 0 1 +device=RESISTOR +T 43125 63875 5 10 0 1 90 0 1 +footprint=0603 +T 42825 64075 5 10 1 1 90 0 1 +refdes=R22 +T 43325 64175 5 10 1 1 90 0 1 +value=4.75kΩ +} +C 48925 70075 1 0 0 capacitor-1.sym +{ +T 49125 70775 5 10 0 0 0 0 1 +device=CAPACITOR +T 49125 70975 5 10 0 1 0 0 1 +symversion=0.1 +T 49275 70225 5 10 1 1 180 0 1 +footprint=0402 +T 49275 70525 5 10 1 1 180 0 1 +refdes=C46 +T 49275 70025 5 10 1 1 180 0 1 +value=0.1uF +T 48925 70075 5 10 0 1 0 0 1 +dielectric=X5R +} +C 48625 67675 1 0 0 capacitor-1.sym +{ +T 48825 68375 5 10 0 0 0 0 1 +device=CAPACITOR +T 48825 68575 5 10 0 1 0 0 1 +symversion=0.1 +T 48625 67675 5 10 1 1 0 0 1 +footprint=0402 +T 48725 67975 5 10 1 1 0 0 1 +refdes=C47 +T 48825 67475 5 10 1 1 0 0 1 +value=0.1uF +T 48625 67675 5 10 0 1 0 0 1 +dielectric=X5R +} +C 43900 56500 1 180 0 capacitor-1.sym +{ +T 43700 55800 5 10 0 0 180 0 1 +device=CAPACITOR +T 43700 55600 5 10 0 1 180 0 1 +symversion=0.1 +T 43900 56500 5 10 1 1 180 0 1 +footprint=0603 +T 43300 56500 5 10 1 1 180 0 1 +refdes=C48 +T 43500 56100 5 10 1 1 0 0 1 +value=10nF +T 43900 56500 5 10 0 1 0 6 1 +dielectric=NPO +} +T 62625 61375 9 10 1 0 0 0 21 +1: ADC4 +3: ADC3 +5: ADC2 +7: ADC1 +9: ADC0 +11: DAC3 +13: DAC2 +15: DAC1 +17: DAC0 +19: THERM_I_OUT + +1: CONVERT +3: GPIO3 +5: GPIO2 +7: GPIO1 +9: GPIO0 +11: DAC7 +13: DAC6 +15: DAC5 +17: DAC4 +19: EXT_REF_IN +C 53825 45575 1 0 0 AT24C32D.sym +{ +T 55825 49175 5 10 0 0 0 0 1 +device=AT24C64D-SSHM +T 55025 47675 5 10 1 1 0 3 1 +refdes=U17 +T 54725 47275 5 10 1 1 0 0 1 +footprint=SOIC-8 +T 53825 45575 5 10 0 1 0 0 1 +description=EEPROM +} +N 51825 48975 56125 48975 4 +N 55325 45525 55325 45575 4 +N 56125 45075 56125 46875 4 +C 55225 45225 1 0 0 gnd-1.sym +N 56125 47475 56125 48975 4 +C 45975 43375 1 0 0 AD7794.sym +{ +T 49375 51575 5 10 0 0 0 0 1 +device=AD7794BRUZ +T 47875 49875 5 10 1 1 0 3 1 +refdes=U18 +T 45975 43200 5 10 1 1 0 0 1 +footprint=TSSOP24 +T 45975 43375 5 10 1 1 0 0 1 +description=Slow ADC +} +C 40150 49375 1 0 0 thermometer_bridge.sym +{ +T 40450 49675 5 10 1 1 0 0 1 +source=thermo_bridge.sch +T 41125 49975 5 10 1 1 0 3 1 +refdes=U19 +} +C 40150 47775 1 0 0 thermometer_bridge.sym +{ +T 40450 48075 5 10 1 1 0 0 1 +source=thermo_bridge.sch +T 41225 48350 5 10 1 1 0 3 1 +refdes=U20 +} +C 40150 46075 1 0 0 thermometer_bridge.sym +{ +T 40450 46375 5 10 1 1 0 0 1 +source=thermo_bridge.sch +T 41300 46650 5 10 1 1 0 3 1 +refdes=U21 +} +C 40150 44275 1 0 0 thermometer_bridge.sym +{ +T 40450 44575 5 10 1 1 0 0 1 +source=thermo_bridge.sch +T 41325 44875 5 10 1 1 0 3 1 +refdes=U22 +} +N 43650 49675 45975 49675 4 +N 43925 49275 45975 49275 4 +N 44350 48875 45975 48875 4 +N 44625 48475 45975 48475 4 +N 44925 46475 45975 46475 4 +N 45200 46075 45975 46075 4 +C 63425 58350 1 0 1 SPU0410HR5H-PB.sym +{ +T 59925 60150 5 10 0 0 0 6 1 +device=SPU0410HR5H +T 61525 58450 5 10 1 1 0 3 1 +refdes=U23 +T 62225 58450 5 10 1 1 0 0 1 +description=Microphone +T 63425 58350 5 10 0 1 0 0 1 +footprint=SPU0410HR5H +} +C 53625 47175 1 0 0 gnd-1.sym +N 53725 47475 53825 47475 4 +C 52025 48175 1 0 0 resistor-1.sym +{ +T 52325 48575 5 10 0 0 0 0 1 +device=RESISTOR +T 51925 48475 5 10 1 1 0 0 1 +refdes=R23 +T 52025 48175 5 10 0 1 0 0 1 +footprint=0603 +T 52425 48475 5 10 1 1 0 0 1 +value=0Ω +} +C 52025 47775 1 0 0 resistor-1.sym +{ +T 52325 48175 5 10 0 0 0 0 1 +device=RESISTOR +T 51925 48075 5 10 1 1 0 0 1 +refdes=R24 +T 52025 47775 5 10 0 1 0 0 1 +footprint=0603 +T 52425 48075 5 10 1 1 0 0 1 +value=0Ω +} +N 52925 48275 53825 48275 4 +N 52925 47875 53825 47875 4 +T 75850 69600 9 40 1 0 0 0 1 +Housekeeping +N 47175 51175 47175 52000 4 +N 48575 51175 48575 52625 4 +C 47975 51275 1 0 0 gnd-1.sym +N 47875 51175 47875 51675 4 +N 47875 51675 48075 51675 4 +N 48075 51675 48075 51575 4 +C 63575 53000 1 0 0 74lvc8t245.sym +{ +T 66475 57000 5 10 0 0 0 0 1 +footprint=TSSOP-24 +T 66475 57400 5 10 0 0 0 0 1 +device=74LVC8T245 +T 65175 55300 5 10 1 1 0 3 1 +refdes=U24 +} +N 66775 54900 70675 54900 4 +{ +T 70775 54800 5 10 1 1 0 0 1 +netname=ADC_CSB_0 +} +N 66775 54500 70675 54500 4 +{ +T 70775 54400 5 10 1 1 0 0 1 +netname=ADC_SCLK_0 +} +N 66775 55100 70675 55100 4 +{ +T 71975 55200 5 10 1 1 180 0 1 +netname=ADC_PDWN_0 +} +N 66775 54700 70675 54700 4 +{ +T 70775 54600 5 10 1 1 0 0 1 +netname=ADC_SYNC_0 +} +N 69075 53500 70675 53500 4 +{ +T 70775 53400 5 10 1 1 0 0 1 +netname=ADC_CSB_1 +} +N 69475 53900 70675 53900 4 +{ +T 70775 53800 5 10 1 1 0 0 1 +netname=ADC_SCLK_1 +} +N 68875 53300 70675 53300 4 +{ +T 70775 53200 5 10 1 1 0 0 1 +netname=ADC_PDWN_1 +} +N 69700 54100 70675 54100 4 +{ +T 70775 54000 5 10 1 1 0 0 1 +netname=ADC_SYNC_1 +} +N 66825 50650 70625 50650 4 +{ +T 70775 50575 5 10 1 1 0 0 1 +netname=LMK_DATAuWire/CLKoutDIV_0 +} +N 66825 50250 70625 50250 4 +{ +T 70775 50175 5 10 1 1 0 0 1 +netname=LMK_LEuWire/CLKoutDIV_2 +} +N 66825 50450 70625 50450 4 +{ +T 70775 50375 5 10 1 1 0 0 1 +netname=LMK_CLKuWire/CLKoutDIV_1 +} +N 70500 46400 66825 46400 4 +{ +T 70550 46400 5 10 1 1 0 0 1 +netname=DAC_CSB +} +N 70450 45800 66825 45800 4 +{ +T 70525 45750 5 10 1 1 0 0 1 +netname=DAC_SCLK +} +N 70450 45600 66825 45600 4 +{ +T 70525 45550 5 10 1 1 0 0 1 +netname=DAC_SDIO +} +N 70425 45400 66825 45400 4 +{ +T 70525 45350 5 10 1 1 0 0 1 +netname=DAC_RESET +} +N 69475 54500 69475 53900 4 +N 66775 53900 69075 53900 4 +N 69075 53900 69075 53500 4 +N 68900 55100 68875 53300 4 +N 69300 44300 70500 44275 4 +{ +T 70700 44175 5 10 1 1 0 0 1 +netname=AMC7823_SPI_MOSI +} +N 69600 44500 70500 44475 4 +{ +T 70700 44375 5 10 1 1 0 0 1 +netname=AMC7823_SPI_SCLK +} +N 80150 52700 79350 52700 4 +{ +T 81350 52600 5 10 1 1 0 6 1 +netname=ADC_SDIO_0 +} +N 80150 52500 79600 52500 4 +{ +T 81350 52400 5 10 1 1 0 6 1 +netname=ADC_SDIO_1 +} +N 80200 46200 80350 46200 4 +{ +T 80450 46100 5 10 1 1 0 0 1 +netname=DAC_SDO +} +N 80350 46825 79550 46825 4 +{ +T 82200 46750 5 10 1 1 0 6 1 +netname=AMC7823_SPI_MISO +} +N 80350 46625 79550 46625 4 +{ +T 83025 46550 5 10 1 1 0 6 1 +netname=LMK_DATAuWire/CLKoutDIV_0 +} +C 48425 70475 1 0 0 Vin.sym +{ +T 48125 70675 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 48125 70675 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 51100 69800 1 0 0 Vin.sym +{ +T 50800 70000 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 50900 70000 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 54825 48975 1 0 0 Vin.sym +{ +T 54525 49175 5 10 0 1 0 0 1 +net=P1_3P3VAUX:1 +T 54525 49225 5 10 1 1 0 0 1 +netname=P1_3P3VAUX +} +C 43700 58800 1 0 0 Vin.sym +{ +T 43400 59000 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 43400 59000 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 58325 68975 1 0 0 Vin.sym +{ +T 58225 69175 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 58225 69175 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 48375 52625 1 0 0 Vin.sym +{ +T 48275 52825 5 10 0 1 0 0 1 +net=VSS3P3V:1 +T 48275 52825 5 10 1 1 0 0 1 +netname=VSS3P3V +} +C 50675 48175 1 0 0 input-1.sym +{ +T 50675 48475 5 10 0 0 0 0 1 +device=INPUT +T 50675 48425 5 10 0 1 0 0 1 +net=P1_GA0:1 +T 50675 48425 5 10 1 1 0 0 1 +netname=P1_GA0 +} +C 50675 47775 1 0 0 input-1.sym +{ +T 50675 48075 5 10 0 0 0 0 1 +device=INPUT +T 50675 48025 5 10 0 0 0 0 1 +net=P1_GA1:1 +T 50675 48025 5 10 1 1 0 0 1 +netname=P1_GA1 +} +N 51475 48275 52025 48275 4 +N 51475 47875 52025 47875 4 +C 50625 46575 1 0 0 input-1.sym +{ +T 50625 46875 5 10 0 0 0 0 1 +device=INPUT +T 50625 46825 5 10 0 0 0 0 1 +net=P1_SCL:1 +T 50625 46825 5 10 1 1 0 0 1 +netname=P1_SCL +} +C 50625 46175 1 0 0 input-1.sym +{ +T 50625 46475 5 10 0 0 0 0 1 +device=INPUT +T 50625 46425 5 10 0 0 0 0 1 +net=P1_SDA:1 +T 50625 46425 5 10 1 1 0 0 1 +netname=P1_SDA +} +N 53825 46675 51425 46675 4 +N 53825 46275 51425 46275 4 +C 54625 43525 1 0 0 gnd-1.sym +C 54825 43975 1 90 0 resistor-1.sym +{ +T 54425 44275 5 10 0 0 90 0 1 +device=RESISTOR +T 54825 43975 5 10 0 0 90 0 1 +footprint=0603 +T 54525 44175 5 10 1 1 90 0 1 +refdes=R25 +T 55025 44175 5 10 1 1 90 0 1 +value=11.5kΩ +} +N 54725 43975 54725 43825 4 +N 54725 45575 54725 44875 4 +N 56125 45075 54725 45075 4 +N 50100 56600 50100 56700 4 +C 62025 59900 1 0 1 Vin.sym +{ +T 62525 60100 5 10 0 1 0 6 1 +net=VDD3P3V:1 +T 62525 60100 5 10 1 1 0 6 1 +netname=VDD3P3V +} +C 61325 60200 1 180 0 gnd-1.sym +N 61225 59900 61225 59750 4 +N 61825 59900 61825 59750 4 +C 45775 43625 1 0 0 gnd-1.sym +N 45975 44075 45875 44075 4 +N 45875 44075 45875 43925 4 +N 49675 50475 50375 50475 4 +{ +T 49675 50525 5 10 1 1 0 0 1 +netname=AD7794_DOUT/RDYb +} +N 49675 50075 50375 50075 4 +{ +T 49675 50125 5 10 1 1 0 0 1 +netname=AD7794_DIN +} +N 49675 49675 50375 49675 4 +{ +T 49675 49725 5 10 1 1 0 0 1 +netname=AD7794_SCLK +} +N 49675 49275 50375 49275 4 +{ +T 49675 49325 5 10 1 1 0 0 1 +netname=AD7794_CSb +} +N 80350 46425 79550 46425 4 +{ +T 82250 46325 5 10 1 1 0 6 1 +netname=AD7794_DOUT/RDYb +} +C 64175 56600 1 0 0 Vin.sym +{ +T 63925 56850 5 10 0 1 0 0 1 +net=P2_VADJ:1 +T 63925 56850 5 10 1 1 0 0 1 +netname=P2_VADJ +} +C 65775 56600 1 0 0 Vin.sym +{ +T 65525 56850 5 10 0 1 0 0 1 +net=VDD1P8V:1 +T 65525 56850 5 10 1 1 0 0 1 +netname=VDD1P8V +} +N 63575 54900 59675 54900 4 +{ +T 59575 54800 5 10 1 1 0 6 1 +netname=P2_ADC_CSB_0 +} +N 61150 54300 59675 54300 4 +{ +T 59575 54200 5 10 1 1 0 6 1 +netname=P2_SDI +} +N 63575 54500 59675 54500 4 +{ +T 59575 54400 5 10 1 1 0 6 1 +netname=P2_SCLK +} +N 63575 55100 59675 55100 4 +{ +T 58125 55150 5 10 1 1 180 6 1 +netname=P2_ADC_PDWN +} +N 63575 54700 59675 54700 4 +{ +T 59575 54600 5 10 1 1 0 6 1 +netname=P2_ADC_SYNC +} +N 59675 53900 63575 53900 4 +{ +T 59525 53800 5 10 1 1 0 6 1 +netname=P2_ADC_CSB_1 +} +N 63625 50650 61150 50650 4 +N 63625 50250 59775 50250 4 +{ +T 59675 50175 5 10 1 1 0 6 1 +netname=P2_LMK_LEuWire/CLKoutDIV_2 +} +N 60950 50450 63625 50450 4 +C 64475 52700 1 0 0 gnd-1.sym +N 64575 53000 65775 53000 4 +N 65175 56600 66475 56600 4 +C 66675 55600 1 0 0 gnd-1.sym +N 63575 55900 63300 55900 4 +C 63625 48550 1 0 0 74lvc8t245.sym +{ +T 66525 52550 5 10 0 0 0 0 1 +footprint=TSSOP-24 +T 66525 52950 5 10 0 0 0 0 1 +device=74LVC8T245 +T 65150 50750 5 10 1 1 0 3 1 +refdes=U25 +} +C 64225 52150 1 0 0 Vin.sym +{ +T 63975 52400 5 10 0 1 0 0 1 +net=P2_VADJ:1 +T 63975 52400 5 10 1 1 0 0 1 +netname=P2_VADJ +} +N 62525 52150 64425 52150 4 +C 64525 48250 1 0 0 gnd-1.sym +N 64625 48550 65825 48550 4 +N 65225 52150 66375 52150 4 +C 66725 51150 1 0 0 gnd-1.sym +C 63625 44300 1 0 0 74lvc8t245.sym +{ +T 66525 48300 5 10 0 0 0 0 1 +footprint=TSSOP-24 +T 66525 48700 5 10 0 0 0 0 1 +device=74LVC8T245 +T 65225 46600 5 10 1 1 0 3 1 +refdes=U26 +} +C 64225 47900 1 0 0 Vin.sym +{ +T 63975 48150 5 10 0 1 0 0 1 +net=P2_VADJ:1 +T 63975 48150 5 10 1 1 0 0 1 +netname=P2_VADJ +} +N 62550 47900 64425 47900 4 +C 65825 47900 1 0 0 Vin.sym +{ +T 65575 48150 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 65575 48150 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 64525 44000 1 0 0 gnd-1.sym +N 64625 44300 65825 44300 4 +N 65225 47900 66600 47900 4 +C 66725 46900 1 0 0 gnd-1.sym +C 56025 47475 1 270 0 connector2-1-1.sym +{ +T 57125 47475 5 10 0 0 270 0 1 +device=961102-6404-AR +T 56325 47275 5 10 1 1 270 0 1 +refdes=J16 +T 56025 47475 5 10 0 0 0 0 1 +footprint=HEADER_2 +} +N 66825 46200 70475 46200 4 +{ +T 70550 46150 5 10 1 1 0 0 1 +netname=AMC7823_SPI_SS +} +N 66825 50050 70625 50050 4 +{ +T 70750 49950 5 10 1 1 0 0 1 +netname=PWR_SYNC +} +N 66825 49850 70625 49850 4 +{ +T 70750 49775 5 10 1 1 0 0 1 +netname=PWR_EN +} +N 69300 44100 70475 44050 4 +{ +T 70675 43975 5 10 1 1 0 0 1 +netname=AD7794_DIN +} +N 69600 43850 70475 43850 4 +{ +T 70675 43750 5 10 1 1 0 0 1 +netname=AD7794_SCLK +} +N 66825 46000 70475 46000 4 +{ +T 70550 45925 5 10 1 1 0 0 1 +netname=AD7794_CSb +} +N 59725 46400 63625 46400 4 +{ +T 59600 46350 5 10 1 1 0 6 1 +netname=P2_DAC_CSB +} +N 60950 45800 63625 45800 4 +N 61150 45600 63625 45600 4 +N 59775 45400 63625 45400 4 +{ +T 59600 45300 5 10 1 1 0 6 1 +netname=P2_DAC_RESET +} +N 63625 46200 59775 46200 4 +{ +T 59600 46125 5 10 1 1 0 6 1 +netname=P2_AMC7823_SPI_SS +} +N 63625 50050 59800 50050 4 +{ +T 59650 49975 5 10 1 1 0 6 1 +netname=P2_PWR_SYNC +} +N 63625 49850 59775 49850 4 +{ +T 59650 49800 5 10 1 1 0 6 1 +netname=P2_PWR_EN +} +N 63625 46000 59725 46000 4 +{ +T 59575 45875 5 10 1 1 0 6 1 +netname=P2_AD7794_CSb +} +N 75550 52700 76350 52700 4 +{ +T 75475 52625 5 10 1 1 0 6 1 +netname=P2_ADC_SDIO +} +N 75150 53900 76350 53900 4 +{ +T 75075 53825 5 10 1 1 0 6 1 +netname=P2_ADC_SDIO_DIR +} +N 75900 46200 75750 46200 4 +{ +T 75625 46125 5 10 1 1 0 6 1 +netname=P2_DAC_SDO +} +N 75750 46825 76550 46825 4 +{ +T 73600 46750 5 10 1 1 0 0 1 +netname=P2_AMC7823_SPI_MISO +} +N 75750 46625 76550 46625 4 +{ +T 72800 46550 5 10 1 1 0 0 1 +netname=P2_LMK_DATAuWire/CLKoutDIV_0 +} +N 75750 46425 76550 46425 4 +{ +T 73550 46350 5 10 1 1 0 0 1 +netname=P2_AD7794_DOUT/RDYb +} +C 67375 56300 1 0 0 gnd-1.sym +N 67475 56600 67375 56600 4 +C 66475 56400 1 0 0 capacitor-1.sym +{ +T 66675 57100 5 10 0 0 0 0 1 +device=CAPACITOR +T 66675 57300 5 10 0 1 0 0 1 +symversion=0.1 +T 66475 56400 5 10 1 1 0 0 1 +footprint=0402 +T 66575 56700 5 10 1 1 0 0 1 +refdes=C49 +T 66675 56200 5 10 1 1 0 0 1 +value=0.1uF +T 66475 56400 5 10 0 1 0 0 1 +dielectric=X5R +} +C 67275 51850 1 0 0 gnd-1.sym +N 67375 52150 67275 52150 4 +C 66375 51950 1 0 0 capacitor-1.sym +{ +T 66575 52650 5 10 0 0 0 0 1 +device=CAPACITOR +T 66575 52850 5 10 0 1 0 0 1 +symversion=0.1 +T 66375 51950 5 10 1 1 0 0 1 +footprint=0402 +T 66475 52250 5 10 1 1 0 0 1 +refdes=C50 +T 66575 51750 5 10 1 1 0 0 1 +value=0.1uF +T 66375 51950 5 10 0 1 0 0 1 +dielectric=X5R +} +N 60950 45800 60950 54500 4 +N 61150 45600 61150 54300 4 +N 63625 50450 63625 50425 4 +C 77775 50825 1 0 0 gnd-1.sym +C 78250 49050 1 0 0 Vin.sym +{ +T 78000 49300 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 78200 49300 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 43725 70275 1 0 0 Vin.sym +{ +T 43475 70525 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 43475 70525 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 66600 47700 1 0 0 capacitor-1.sym +{ +T 66800 48400 5 10 0 0 0 0 1 +device=CAPACITOR +T 66800 48600 5 10 0 1 0 0 1 +symversion=0.1 +T 66600 47700 5 10 1 1 0 0 1 +footprint=0402 +T 66700 48000 5 10 1 1 0 0 1 +refdes=C51 +T 66800 47500 5 10 1 1 0 0 1 +value=0.1uF +T 66600 47700 5 10 0 1 0 0 1 +dielectric=X5R +} +C 67600 47600 1 0 0 gnd-1.sym +N 67700 47900 67500 47900 4 +C 62400 55800 1 0 0 resistor-1.sym +{ +T 62700 56200 5 10 0 0 0 0 1 +device=RESISTOR +T 62400 55800 5 10 0 1 0 0 1 +footprint=0603 +T 62600 56100 5 10 1 1 0 0 1 +refdes=R26 +T 62700 55600 5 10 1 1 0 0 1 +value=4.75kΩ +} +N 62400 55900 62400 56600 4 +N 62400 56600 64375 56600 4 +C 62400 57000 1 0 0 capacitor-1.sym +{ +T 62600 57700 5 10 0 0 0 0 1 +device=CAPACITOR +T 62600 57900 5 10 0 1 0 0 1 +symversion=0.1 +T 62400 57000 5 10 1 1 0 0 1 +footprint=0402 +T 62500 57300 5 10 1 1 0 0 1 +refdes=C52 +T 62600 56800 5 10 1 1 0 0 1 +value=0.1uF +T 62400 57000 5 10 0 1 0 0 1 +dielectric=X5R +} +C 62125 56725 1 0 0 gnd-1.sym +N 62400 57200 62225 57200 4 +N 62225 57200 62225 57025 4 +C 62525 51350 1 0 0 resistor-1.sym +{ +T 62825 51750 5 10 0 0 0 0 1 +device=RESISTOR +T 62525 51350 5 10 0 1 0 0 1 +footprint=0603 +T 62725 51650 5 10 1 1 0 0 1 +refdes=R27 +T 62825 51150 5 10 1 1 0 0 1 +value=4.75kΩ +} +N 62525 51450 62525 52150 4 +C 62525 52550 1 0 0 capacitor-1.sym +{ +T 62725 53250 5 10 0 0 0 0 1 +device=CAPACITOR +T 62725 53450 5 10 0 1 0 0 1 +symversion=0.1 +T 62525 52550 5 10 1 1 0 0 1 +footprint=0402 +T 62625 52850 5 10 1 1 0 0 1 +refdes=C53 +T 62725 52350 5 10 1 1 0 0 1 +value=0.1uF +T 62525 52550 5 10 0 1 0 0 1 +dielectric=X5R +} +C 62250 52275 1 0 0 gnd-1.sym +N 62525 52750 62350 52750 4 +N 62350 52750 62350 52575 4 +C 62550 47100 1 0 0 resistor-1.sym +{ +T 62850 47500 5 10 0 0 0 0 1 +device=RESISTOR +T 62550 47100 5 10 0 1 0 0 1 +footprint=0603 +T 62750 47400 5 10 1 1 0 0 1 +refdes=R28 +T 62850 46900 5 10 1 1 0 0 1 +value=4.75kΩ +T 62550 46900 5 10 1 1 0 0 1 +tolerance=1% +} +N 62550 47200 62550 47900 4 +C 62550 48300 1 0 0 capacitor-1.sym +{ +T 62750 49000 5 10 0 0 0 0 1 +device=CAPACITOR +T 62750 49200 5 10 0 1 0 0 1 +symversion=0.1 +T 62550 48300 5 10 1 1 0 0 1 +footprint=0402 +T 62650 48600 5 10 1 1 0 0 1 +refdes=C54 +T 62750 48100 5 10 1 1 0 0 1 +value=0.1uF +T 62550 48300 5 10 0 1 0 0 1 +dielectric=X5R +} +C 62275 48025 1 0 0 gnd-1.sym +N 62550 48500 62375 48500 4 +N 62375 48500 62375 48325 4 +N 63425 51450 63625 51450 4 +N 63425 52750 63425 52150 4 +N 63450 47200 63625 47200 4 +N 63450 48500 63450 47900 4 +N 63300 57200 63300 56600 4 +C 78450 54925 1 0 1 Vin.sym +{ +T 78700 55175 5 10 0 1 0 6 1 +net=VDD1P8V:1 +T 78700 55175 5 10 1 1 0 6 1 +netname=VDD1P8V +} +C 75750 54475 1 0 1 gnd-1.sym +N 75650 54775 75750 54775 4 +C 76650 54575 1 0 1 capacitor-1.sym +{ +T 76450 55275 5 10 0 0 0 6 1 +device=CAPACITOR +T 76450 55475 5 10 0 1 0 6 1 +symversion=0.1 +T 76650 54575 5 10 1 1 0 6 1 +footprint=0402 +T 76550 54875 5 10 1 1 0 6 1 +refdes=C55 +T 76450 54375 5 10 1 1 0 6 1 +value=0.1uF +T 76650 54575 5 10 0 1 0 0 1 +dielectric=X5R +} +C 80025 54575 1 0 1 capacitor-1.sym +{ +T 79825 55275 5 10 0 0 0 6 1 +device=CAPACITOR +T 79825 55475 5 10 0 1 0 6 1 +symversion=0.1 +T 80025 54575 5 10 1 1 0 6 1 +footprint=0402 +T 79925 54875 5 10 1 1 0 6 1 +refdes=C56 +T 79825 54375 5 10 1 1 0 6 1 +value=0.1uF +T 80025 54575 5 10 0 1 0 0 1 +dielectric=X5R +} +C 80300 54300 1 0 1 gnd-1.sym +N 80025 54775 80200 54775 4 +N 80200 54775 80200 54600 4 +C 77650 54925 1 0 1 Vin.sym +{ +T 77900 55175 5 10 0 1 0 6 1 +net=P2_VADJ:1 +T 77700 55175 5 10 1 1 0 6 1 +netname=P2_VADJ +} +C 76350 51400 1 0 0 74avc4t245.sym +{ +T 79050 55000 5 10 0 0 0 0 1 +footprint=TSSOP-16 +T 79050 55400 5 10 0 0 0 0 1 +device=74AVC4T245 +T 77850 53300 5 10 1 1 0 3 1 +refdes=U27 +} +C 76550 45525 1 0 0 74avc4t245.sym +{ +T 79250 49125 5 10 0 0 0 0 1 +footprint=TSSOP-16 +T 79250 49525 5 10 0 0 0 0 1 +device=74AVC4T245 +T 78050 47425 5 10 1 1 0 3 1 +refdes=U28 +} +C 79400 53100 1 0 0 gnd-1.sym +N 76650 54775 77450 54775 4 +N 75825 53500 76350 53500 4 +N 79350 53900 79500 53900 4 +N 79500 53900 79500 53400 4 +N 79350 53500 79500 53500 4 +N 77550 51400 77550 51125 4 +N 77550 51125 78150 51125 4 +N 78150 51400 78150 51125 4 +N 79125 54775 78250 54775 4 +C 75825 53400 1 0 1 resistor-1.sym +{ +T 75525 53800 5 10 0 0 0 6 1 +device=RESISTOR +T 75825 53400 5 10 0 1 0 6 1 +footprint=0603 +T 75200 53600 5 10 1 1 0 6 1 +refdes=R30 +T 75800 53600 5 10 1 1 0 6 1 +value=4.75kΩ +T 76100 53600 5 10 1 1 0 6 1 +tolerance=1% +} +N 74400 53500 74925 53500 4 +C 77975 44950 1 0 0 gnd-1.sym +N 77750 45525 77750 45250 4 +N 77750 45250 78350 45250 4 +N 78350 45525 78350 45250 4 +N 76025 47625 76550 47625 4 +C 76000 47925 1 0 1 resistor-1.sym +{ +T 75700 48325 5 10 0 0 0 6 1 +device=RESISTOR +T 76000 47925 5 10 0 1 0 6 1 +footprint=0603 +T 75375 48125 5 10 1 1 0 6 1 +refdes=R31 +T 76000 48125 5 10 1 1 0 6 1 +value=4.75kΩ +} +N 76000 48025 76550 48025 4 +N 75100 48025 74850 48025 4 +C 76025 47525 1 0 1 resistor-1.sym +{ +T 76000 47725 5 10 1 1 0 6 1 +value=4.75kΩ +T 75400 47725 5 10 1 1 0 6 1 +refdes=R32 +T 75725 47925 5 10 0 0 0 6 1 +device=RESISTOR +T 76025 47525 5 10 0 1 0 6 1 +footprint=0603 +} +N 75125 47625 74850 47625 4 +N 76850 48900 77650 48900 4 +C 76850 48700 1 0 1 capacitor-1.sym +{ +T 76650 49400 5 10 0 0 0 6 1 +device=CAPACITOR +T 76650 49600 5 10 0 1 0 6 1 +symversion=0.1 +T 76850 48700 5 10 1 1 0 6 1 +footprint=0402 +T 76750 49000 5 10 1 1 0 6 1 +refdes=C57 +T 76650 48500 5 10 1 1 0 6 1 +value=0.1uF +T 76850 48700 5 10 0 1 0 0 1 +dielectric=X5R +} +C 75950 48600 1 0 1 gnd-1.sym +N 75850 48900 75950 48900 4 +C 77850 49050 1 0 1 Vin.sym +{ +T 78100 49300 5 10 0 1 0 6 1 +net=P2_VADJ:1 +T 77900 49300 5 10 1 1 0 6 1 +netname=P2_VADJ +} +N 79325 48900 78450 48900 4 +C 80225 48700 1 0 1 capacitor-1.sym +{ +T 80025 49400 5 10 0 0 0 6 1 +device=CAPACITOR +T 80025 49600 5 10 0 1 0 6 1 +symversion=0.1 +T 80225 48700 5 10 0 0 0 6 1 +footprint=0402 +T 80125 49000 5 10 1 1 0 6 1 +refdes=C58 +T 80025 48500 5 10 1 1 0 6 1 +value=0.1uF +T 80225 48700 5 10 0 1 0 0 1 +dielectric=X5R +} +C 80500 48425 1 0 1 gnd-1.sym +N 80225 48900 80400 48900 4 +N 80400 48900 80400 48725 4 +N 79550 48025 79700 48025 4 +N 79700 48025 79700 47525 4 +N 79550 47625 79700 47625 4 +C 79600 47225 1 0 0 gnd-1.sym +C 66050 60950 1 0 0 gnd-1.sym +C 65750 64450 1 0 0 resistor-1.sym +{ +T 66050 64850 5 10 0 0 0 0 1 +device=RESISTOR +T 65925 64650 5 10 1 1 0 0 1 +refdes=R33 +T 66400 64650 5 10 1 1 0 0 1 +value=0Ω +T 65750 64450 5 10 0 1 0 0 1 +footprint=0603 +} +C 65750 63975 1 0 0 resistor-1.sym +{ +T 66050 64375 5 10 0 0 0 0 1 +device=RESISTOR +T 65925 64150 5 10 1 1 0 0 1 +refdes=R34 +T 66400 64150 5 10 1 1 0 0 1 +value=0Ω +T 65750 63975 5 10 0 1 0 0 1 +footprint=0603 +} +C 69650 61400 1 0 0 mosfet-with-diode-1.sym +{ +T 70550 61700 5 10 1 1 0 0 1 +device=FDN335N +T 70550 61900 5 10 1 1 0 0 1 +refdes=Q1 +T 70550 61500 5 10 1 1 0 0 1 +footprint=SOT-23-3 +T 69650 61400 5 10 0 0 0 0 1 +description=N-MOSFET +} +C 70150 60875 1 0 0 gnd-1.sym +C 70150 63600 1 270 0 led-2.sym +{ +T 70750 63500 5 10 0 0 270 0 1 +device=LED +T 69850 63100 5 10 1 1 0 0 1 +refdes=D2 +T 70150 63600 5 10 0 1 0 0 1 +footprint=LED_0603 +T 70350 63300 5 10 1 1 0 0 1 +value=Green +} +C 70350 63975 1 90 0 resistor-1.sym +{ +T 69950 64275 5 10 0 0 90 0 1 +device=RESISTOR +T 70125 64525 5 10 1 1 180 0 1 +refdes=R35 +T 70425 64575 5 10 1 1 0 0 1 +value=200Ω +T 70400 64325 5 10 1 1 0 0 1 +tolerance=5% +T 70375 64150 5 10 1 1 0 0 1 +power=1/16W +T 70350 63975 5 10 0 1 0 0 1 +footprint=0603 +} +C 70150 65850 1 270 0 input-1.sym +{ +T 70450 65850 5 10 0 0 270 0 1 +device=INPUT +T 69850 65925 5 10 0 0 0 0 1 +net=P2_3P3V:1 +T 69850 65925 5 10 1 1 0 0 1 +netname=P2_3P3V +} +C 73025 65850 1 270 0 input-1.sym +{ +T 73325 65850 5 10 0 0 270 0 1 +device=INPUT +T 72775 65925 5 10 0 0 0 0 1 +net=P2_3P3V:1 +T 72775 65925 5 10 1 1 0 0 1 +netname=P2_3P3V +} +C 64300 62050 1 0 0 input-1.sym +{ +T 64300 62350 5 10 0 0 0 0 1 +device=INPUT +T 64300 62300 5 10 0 0 0 0 1 +net=P1_PRSNT:1 +T 64300 62300 5 10 1 1 0 0 1 +netname=P1_PRSNT +} +C 64300 61575 1 0 0 input-1.sym +{ +T 64300 61875 5 10 0 0 0 0 1 +device=INPUT +T 64300 61825 5 10 0 0 0 0 1 +net=P2_PRSNT:1 +T 64300 61825 5 10 1 1 0 0 1 +netname=P2_PRSNT +} +C 64725 64450 1 0 0 input-1.sym +{ +T 64725 64750 5 10 0 0 0 0 1 +device=INPUT +T 64725 64700 5 10 0 0 0 0 1 +net=P1_TDI:1 +T 64725 64700 5 10 1 1 0 0 1 +netname=P1_TDI +} +C 64725 63975 1 0 0 input-1.sym +{ +T 64725 64275 5 10 0 0 0 0 1 +device=INPUT +T 64725 64225 5 10 0 0 0 0 1 +net=P2_TDI:1 +T 64725 64225 5 10 1 1 0 0 1 +netname=P2_TDI +} +C 67675 64450 1 0 1 input-1.sym +{ +T 67675 64750 5 10 0 0 0 6 1 +device=INPUT +T 67675 64700 5 10 0 0 0 6 1 +net=P1_TDO:1 +T 67675 64700 5 10 1 1 0 6 1 +netname=P1_TDO +} +C 67675 63975 1 0 1 input-1.sym +{ +T 67675 64275 5 10 0 0 0 6 1 +device=INPUT +T 67675 64225 5 10 0 0 0 6 1 +net=P2_TDO:1 +T 67675 64225 5 10 1 1 0 6 1 +netname=P2_TDO +} +N 65250 62150 65100 62150 4 +N 65100 61675 65250 61675 4 +N 65525 64550 65750 64550 4 +N 65525 64075 65750 64075 4 +N 66650 64550 66875 64550 4 +N 66875 64075 66650 64075 4 +C 68475 61800 1 0 0 input-1.sym +{ +T 68475 62100 5 10 0 0 0 0 1 +device=INPUT +T 69150 62175 5 10 0 0 180 0 1 +net=P2_PG_C2M:1 +T 69150 62175 5 10 1 1 180 0 1 +netname=P2_PG_C2M +} +C 71350 61800 1 0 0 input-1.sym +{ +T 71350 62100 5 10 0 0 0 0 1 +device=INPUT +T 72075 62225 5 10 0 0 180 0 1 +net=P2_VADJ:1 +T 72075 62225 5 10 1 1 180 0 1 +netname=P2_VADJ +} +N 70250 65050 70250 64875 4 +N 70250 63975 70250 63600 4 +N 70250 62700 70250 62400 4 +N 70250 61400 70250 61175 4 +N 69275 61900 69650 61900 4 +C 72525 61400 1 0 0 mosfet-with-diode-1.sym +{ +T 73425 61700 5 10 1 1 0 0 1 +device=FDN335N +T 73425 61900 5 10 1 1 0 0 1 +refdes=Q2 +T 73425 61500 5 10 1 1 0 0 1 +footprint=SOT-23-3 +T 72525 61400 5 10 0 1 0 0 1 +description=N-MOSFET +} +C 73025 60875 1 0 0 gnd-1.sym +C 73025 63600 1 270 0 led-2.sym +{ +T 73625 63500 5 10 0 0 270 0 1 +device=LED +T 72725 63100 5 10 1 1 0 0 1 +refdes=D3 +T 73025 63600 5 10 0 1 0 0 1 +footprint=LED_0603 +T 73225 63300 5 10 1 1 0 0 1 +value=Green +} +C 73225 63975 1 90 0 resistor-1.sym +{ +T 72825 64275 5 10 0 0 90 0 1 +device=RESISTOR +T 73000 64525 5 10 1 1 180 0 1 +refdes=R36 +T 73250 64575 5 10 1 1 0 0 1 +value=200Ω +T 73275 64325 5 10 1 1 0 0 1 +tolerance=5% +T 73250 64150 5 10 1 1 0 0 1 +power=1/16W +T 73225 63975 5 10 0 1 0 0 1 +footprint=0603 +} +N 73125 65050 73125 64875 4 +N 73125 63975 73125 63600 4 +N 73125 62700 73125 62400 4 +N 73125 61400 73125 61175 4 +N 72150 61900 72525 61900 4 +C 75050 64900 1 0 0 inout-1.sym +{ +T 75050 65150 5 10 1 1 0 0 1 +netname=PMOD_1_1 +T 75050 65200 5 10 0 0 0 0 1 +net=PMOD_1_1:1 +T 75050 65200 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75050 64500 1 0 0 inout-1.sym +{ +T 75050 64750 5 10 1 1 0 0 1 +netname=PMOD_1_2 +T 75050 64800 5 10 0 0 0 0 1 +net=PMOD_1_2:1 +T 75050 64800 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75050 64100 1 0 0 inout-1.sym +{ +T 75050 64350 5 10 1 1 0 0 1 +netname=PMOD_1_3 +T 75050 64400 5 10 0 0 0 0 1 +net=PMOD_1_3:1 +T 75050 64400 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75050 63700 1 0 0 inout-1.sym +{ +T 75050 63950 5 10 1 1 0 0 1 +netname=PMOD_1_4 +T 75050 64000 5 10 0 0 0 0 1 +net=PMOD_1_4:1 +T 75050 64000 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75050 62100 1 0 0 inout-1.sym +{ +T 75050 62350 5 10 1 1 0 0 1 +netname=PMOD_1_7 +T 75050 62400 5 10 0 0 0 0 1 +net=PMOD_1_7:1 +T 75050 62400 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75050 61700 1 0 0 inout-1.sym +{ +T 75050 61950 5 10 1 1 0 0 1 +netname=PMOD_1_8 +T 75050 62000 5 10 0 0 0 0 1 +net=PMOD_1_8:1 +T 75050 62000 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75050 61300 1 0 0 inout-1.sym +{ +T 75050 61550 5 10 1 1 0 0 1 +netname=PMOD_1_9 +T 75050 61600 5 10 0 0 0 0 1 +net=PMOD_1_9:1 +T 75050 61600 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75050 60900 1 0 0 inout-1.sym +{ +T 75050 61150 5 10 1 1 0 0 1 +netname=PMOD_1_10 +T 75050 61200 5 10 0 0 0 0 1 +net=PMOD_1_10:1 +T 75050 61200 5 10 0 0 0 0 1 +device=OUTPUT +} +C 75700 63100 1 0 0 gnd-1.sym +C 75700 60300 1 0 0 gnd-1.sym +C 75200 63000 1 0 0 Vin.sym +{ +T 74875 63250 5 10 1 1 0 0 1 +netname=VDD3P3V +T 75200 63000 5 10 0 0 0 0 1 +net=VDD3P3V:1 +} +C 75200 60200 1 0 0 Vin.sym +{ +T 75200 60200 5 10 0 0 0 0 1 +net=VDD3P3V:1 +T 74875 60450 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 77250 64900 1 0 0 inout-1.sym +{ +T 77250 65200 5 10 0 0 0 0 1 +net=PMOD_2_1:1 +T 77250 65200 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 65150 5 10 1 1 0 0 1 +netname=PMOD_2_1 +} +C 77250 64500 1 0 0 inout-1.sym +{ +T 77250 64800 5 10 0 0 0 0 1 +net=PMOD_2_2:1 +T 77250 64800 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 64750 5 10 1 1 0 0 1 +netname=PMOD_2_2 +} +C 77250 64100 1 0 0 inout-1.sym +{ +T 77250 64400 5 10 0 0 0 0 1 +net=PMOD_2_3:1 +T 77250 64400 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 64350 5 10 1 1 0 0 1 +netname=PMOD_2_3 +} +C 77250 63700 1 0 0 inout-1.sym +{ +T 77250 64000 5 10 0 0 0 0 1 +net=PMOD_2_4:1 +T 77250 64000 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 63950 5 10 1 1 0 0 1 +netname=PMOD_2_4 +} +C 77250 62100 1 0 0 inout-1.sym +{ +T 77250 62400 5 10 0 0 0 0 1 +net=PMOD_2_7:1 +T 77250 62400 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 62350 5 10 1 1 0 0 1 +netname=PMOD_2_7 +} +C 77250 61700 1 0 0 inout-1.sym +{ +T 77250 62000 5 10 0 0 0 0 1 +net=PMOD_2_8:1 +T 77250 62000 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 61950 5 10 1 1 0 0 1 +netname=PMOD_2_8 +} +C 77250 61300 1 0 0 inout-1.sym +{ +T 77250 61600 5 10 0 0 0 0 1 +net=PMOD_2_9:1 +T 77250 61600 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 61550 5 10 1 1 0 0 1 +netname=PMOD_2_9 +} +C 77250 60900 1 0 0 inout-1.sym +{ +T 77250 61200 5 10 0 0 0 0 1 +net=PMOD_2_10:1 +T 77250 61200 5 10 0 0 0 0 1 +device=OUTPUT +T 77350 61150 5 10 1 1 0 0 1 +netname=PMOD_2_10 +} +C 77900 63100 1 0 0 gnd-1.sym +C 77900 60300 1 0 0 gnd-1.sym +C 77400 63000 1 0 0 Vin.sym +{ +T 77400 63000 5 10 0 0 0 0 1 +net=VDD3P3V:1 +T 77075 63250 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 77400 60200 1 0 0 Vin.sym +{ +T 77400 60200 5 10 0 0 0 0 1 +net=VDD3P3V:1 +T 77075 60450 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 80400 60775 1 0 0 hdmi-1.sym +{ +T 80900 65075 5 10 1 1 0 6 1 +refdes=J19 +T 74900 62325 5 10 0 0 0 0 1 +device=HDMI_RECEPT +T 74900 62525 5 10 0 0 0 0 1 +footprint=HDMI_RA +T 80000 60575 5 10 1 1 0 0 1 +description=HDMI receptacle, RA +} +N 79875 64675 80400 64675 4 +N 79875 64275 80400 64275 4 +N 79525 63875 80400 63875 4 +N 79875 63475 80400 63475 4 +N 79875 63075 80400 63075 4 +N 79525 62675 80400 62675 4 +N 79875 62275 80400 62275 4 +N 79875 61875 80400 61875 4 +N 79525 61475 80400 61475 4 +N 79875 61075 80400 61075 4 +N 81200 64475 82475 64475 4 +N 81200 64075 81775 64075 4 +N 81200 63675 81775 63675 4 +N 81200 63275 82475 63275 4 +N 81200 62875 81775 62875 4 +N 81200 62475 81775 62475 4 +N 81200 61675 81775 61675 4 +N 81200 61275 82800 61275 4 +C 79525 64575 1 0 0 inout-1.sym +{ +T 79525 64875 5 10 0 0 0 0 1 +net=HDMI_D2_P:1 +T 79525 64875 5 10 0 0 0 0 1 +device=OUTPUT +T 79525 64875 5 10 1 1 0 0 1 +netname=HDMI_D2_P +} +C 79525 64175 1 0 0 inout-1.sym +{ +T 79525 64475 5 10 0 0 0 0 1 +net=HDMI_D2_N:1 +T 79525 64475 5 10 0 0 0 0 1 +device=OUTPUT +T 79525 64475 5 10 1 1 0 0 1 +netname=HDMI_D2_N +} +C 81425 63975 1 0 0 inout-1.sym +{ +T 81425 64275 5 10 0 0 0 0 1 +net=HDMI_D1_P:1 +T 81425 64275 5 10 0 0 0 0 1 +device=OUTPUT +T 81425 64275 5 10 1 1 0 0 1 +netname=HDMI_D1_P +} +C 81425 63575 1 0 0 inout-1.sym +{ +T 81425 63875 5 10 0 0 0 0 1 +net=HDMI_D1_N:1 +T 81425 63875 5 10 0 0 0 0 1 +device=OUTPUT +T 81425 63875 5 10 1 1 0 0 1 +netname=HDMI_D1_N +} +C 79525 63375 1 0 0 inout-1.sym +{ +T 79525 63675 5 10 0 0 0 0 1 +net=HDMI_D0_P:1 +T 79525 63675 5 10 0 0 0 0 1 +device=OUTPUT +T 79525 63675 5 10 1 1 0 0 1 +netname=HDMI_D0_P +} +C 79525 62975 1 0 0 inout-1.sym +{ +T 79525 63275 5 10 0 0 0 0 1 +net=HDMI_D0_N:1 +T 79525 63275 5 10 0 0 0 0 1 +device=OUTPUT +T 79525 63275 5 10 1 1 0 0 1 +netname=HDMI_D0_N +} +C 81425 62775 1 0 0 inout-1.sym +{ +T 81425 63075 5 10 0 0 0 0 1 +net=HDMI_CK_P:1 +T 81425 63075 5 10 0 0 0 0 1 +device=OUTPUT +T 81425 63075 5 10 1 1 0 0 1 +netname=HDMI_CK_P +} +C 81425 62375 1 0 0 inout-1.sym +{ +T 81425 62675 5 10 0 0 0 0 1 +net=HDMI_CK_N:1 +T 81425 62675 5 10 0 0 0 0 1 +device=OUTPUT +T 81425 62675 5 10 1 1 0 0 1 +netname=HDMI_CK_N +} +C 79525 62175 1 0 0 inout-1.sym +{ +T 79525 62475 5 10 0 0 0 0 1 +net=HDMI_CEC:1 +T 79525 62475 5 10 0 0 0 0 1 +device=OUTPUT +T 79525 62475 5 10 1 1 0 0 1 +netname=HDMI_CEC +} +C 79525 61775 1 0 0 inout-1.sym +{ +T 79525 62075 5 10 0 0 0 0 1 +net=HDMI_SCL:1 +T 79525 62075 5 10 0 0 0 0 1 +device=OUTPUT +T 79525 62075 5 10 1 1 0 0 1 +netname=HDMI_SCL +} +C 81425 61575 1 0 0 inout-1.sym +{ +T 81425 61875 5 10 0 0 0 0 1 +net=HDMI_SDA:1 +T 81425 61875 5 10 0 0 0 0 1 +device=OUTPUT +T 81425 61875 5 10 1 1 0 0 1 +netname=HDMI_SDA +} +C 79525 60975 1 0 0 inout-1.sym +{ +T 79525 61275 5 10 0 0 0 0 1 +net=HDMI_DET:1 +T 79525 61275 5 10 0 0 0 0 1 +device=OUTPUT +T 79525 61275 5 10 1 1 0 0 1 +netname=HDMI_DET +} +N 43650 48775 43650 49675 4 +N 43925 48275 43925 49275 4 +N 44350 47075 44350 48875 4 +N 44625 46575 44625 48475 4 +N 44925 45275 44925 46475 4 +N 45200 44775 45200 46075 4 +C 53825 66875 1 180 0 resistor-1.sym +{ +T 53825 66875 5 10 0 0 180 0 1 +footprint=0603 +T 53325 67075 5 10 1 1 180 0 1 +refdes=R37 +T 53525 66675 5 10 1 1 180 0 1 +value=DNP +T 53825 66875 5 10 0 1 0 0 1 +device=RESISTOR +} +N 53825 66775 60825 66775 4 +N 48425 66775 52925 66775 4 +C 51050 59500 1 270 0 resistor-1.sym +{ +T 51050 59500 5 10 0 0 270 0 1 +footprint=0603 +T 50850 59000 5 10 1 1 270 0 1 +refdes=R38 +T 51250 59200 5 10 1 1 270 0 1 +value=0Ω +T 51050 59500 5 10 0 1 0 0 1 +device=RESISTOR +} +N 51150 59500 51150 66775 4 +C 65250 62050 1 0 0 resistor-1.sym +{ +T 65250 62050 5 10 0 0 0 0 1 +footprint=0603 +T 65750 61850 5 10 1 1 0 0 1 +refdes=R39 +T 65550 62250 5 10 1 1 0 0 1 +value=0Ω +T 65250 62050 5 10 0 1 0 0 1 +device=RESISTOR +} +C 65250 61575 1 0 0 resistor-1.sym +{ +T 65250 61575 5 10 0 0 0 0 1 +footprint=0603 +T 65750 61375 5 10 1 1 0 0 1 +refdes=R40 +T 65550 61775 5 10 1 1 0 0 1 +value=0Ω +T 65250 61575 5 10 0 1 0 0 1 +device=RESISTOR +} +N 66150 61250 66150 62150 4 +N 41550 50875 39600 50875 4 +N 41550 49275 39600 49275 4 +N 41550 47575 39600 47575 4 +N 39600 51200 39600 45800 4 +N 39900 44000 39900 49375 4 +N 39900 46075 41550 46075 4 +N 39900 47775 41550 47775 4 +N 39900 49375 41550 49375 4 +N 43650 48775 43150 48775 4 +N 43150 48275 43925 48275 4 +N 44350 47075 43150 47075 4 +N 44625 46575 43150 46575 4 +N 44925 45275 43150 45275 4 +N 45200 44775 43150 44775 4 +N 45975 50475 43150 50475 4 +N 43150 50475 43150 50375 4 +N 45975 50075 43150 50075 4 +N 43150 50075 43150 49875 4 +N 53925 68975 53925 69275 4 +N 54525 68975 54525 69275 4 +N 55125 68975 55125 69275 4 +N 55725 68975 55725 69275 4 +N 56325 68975 56325 69275 4 +C 51925 46825 1 90 0 resistor-1.sym +{ +T 51525 47125 5 10 0 0 90 0 1 +device=RESISTOR +T 51675 47525 5 10 1 1 180 0 1 +refdes=R41 +T 51925 46825 5 10 0 1 90 0 1 +footprint=0603 +T 51675 47125 5 10 1 1 180 0 1 +value=4.75kΩ +} +C 53425 46825 1 90 0 resistor-1.sym +{ +T 53025 47125 5 10 0 0 90 0 1 +device=RESISTOR +T 53175 47525 5 10 1 1 180 0 1 +refdes=R42 +T 53425 46825 5 10 0 1 90 0 1 +footprint=0603 +T 53175 47025 5 10 1 1 180 0 1 +value=4.75kΩ +} +N 51825 47725 51825 48975 4 +N 51825 46825 51825 46675 4 +N 53325 46825 53325 46275 4 +N 53325 47725 53325 48975 4 +N 69700 54100 69700 54700 4 +N 66825 45200 69600 45200 4 +N 66825 45000 69300 45000 4 +N 69600 43850 69600 45200 4 +N 69300 45000 69300 44100 4 +N 59775 45200 63625 45200 4 +{ +T 59600 45100 5 10 1 1 0 6 1 +netname=P2_POLL_SCLK +} +N 59775 45000 63625 45000 4 +{ +T 59600 44900 5 10 1 1 0 6 1 +netname=P2_POLL_MOSI +} +N 77450 54925 77450 54600 4 +N 78250 54925 78250 54600 4 +N 77650 49050 77650 48725 4 +N 78450 49050 78450 48725 4 +N 76550 46225 75900 46225 4 +N 75900 46225 75900 46200 4 +N 79550 46225 80200 46225 4 +N 80200 46225 80200 46200 4 +C 74800 47125 1 0 0 gnd-1.sym +N 74850 48025 74850 47625 4 +N 74900 47625 74900 47425 4 +N 79600 52500 79600 52700 4 +C 74300 53100 1 0 0 gnd-1.sym +N 74400 53400 74400 53500 4 +C 65625 52300 1 0 0 Vin.sym +{ +T 65375 52550 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 65375 52550 5 10 1 1 0 0 1 +netname=VDD3P3V +} +N 65825 52300 65825 52150 4 +N 49675 48475 50375 48475 4 +{ +T 49675 48525 5 10 1 1 0 0 1 +netname=AD7794_FCLK +} +N 66825 49650 70625 49650 4 +{ +T 70750 49575 5 10 1 1 0 0 1 +netname=AD7794_FCLK +} +N 63625 49650 59775 49650 4 +{ +T 59650 49600 5 10 1 1 0 6 1 +netname=P2_AD7794_FCLK +} +C 52900 56800 1 0 0 lt6233.sym +{ +T 54400 57700 5 10 1 1 0 3 1 +refdes=U37 +T 52900 56800 5 10 0 0 0 0 1 +footprint=SOT23-6 +T 53200 56900 5 10 1 1 0 0 1 +device=LT6233CS6 +} +C 56700 58300 1 0 0 Vin.sym +{ +T 56400 58500 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 56400 58500 5 10 1 1 0 0 1 +netname=VDD3P3V +} +N 55900 58300 56900 58300 4 +C 52300 57500 1 0 0 gnd-1.sym +N 52900 57900 52400 57900 4 +N 52400 57900 52400 57800 4 +C 54800 59100 1 0 0 resistor-1.sym +{ +T 55100 59500 5 10 0 0 0 0 1 +device=RESISTOR +T 54800 59100 5 10 0 0 270 0 1 +footprint=0603 +T 54800 59100 5 10 0 1 270 0 1 +tolerance=1% +T 55100 59300 5 10 1 1 0 0 1 +refdes=R56 +T 55100 58900 5 10 1 1 0 0 1 +value=220kΩ +} +C 57000 59100 1 0 0 resistor-1.sym +{ +T 57300 59500 5 10 0 0 0 0 1 +device=RESISTOR +T 57000 59100 5 10 0 0 270 0 1 +footprint=0603 +T 57000 59100 5 10 0 1 270 0 1 +tolerance=1% +T 57300 59300 5 10 1 1 0 0 1 +refdes=R57 +T 57300 58900 5 10 1 1 0 0 1 +value=4.75kΩ +} +N 52400 58300 52400 59200 4 +N 52400 59200 54800 59200 4 +C 56400 57500 1 0 0 gnd-1.sym +N 55900 57900 56500 57900 4 +N 56500 57900 56500 57800 4 +N 52900 58300 51150 58300 4 +N 51150 58300 51150 58600 4 +N 55700 59200 57000 59200 4 +N 57900 59200 58200 59200 4 +N 59100 59200 59625 59200 4 +N 59625 59200 59625 59050 4 +C 51800 56400 1 0 0 resistor-1.sym +{ +T 52100 56800 5 10 0 0 0 0 1 +device=RESISTOR +T 51800 56400 5 10 0 0 270 0 1 +footprint=0603 +T 51800 56400 5 10 0 1 270 0 1 +tolerance=1% +T 52100 56600 5 10 1 1 0 0 1 +refdes=R58 +T 52100 56200 5 10 1 1 0 0 1 +value=4.75kΩ +} +C 53200 56400 1 0 0 resistor-1.sym +{ +T 53500 56800 5 10 0 0 0 0 1 +device=RESISTOR +T 53200 56400 5 10 0 0 270 0 1 +footprint=0603 +T 53200 56400 5 10 0 1 270 0 1 +tolerance=1% +T 53500 56600 5 10 1 1 0 0 1 +refdes=R59 +T 53500 56200 5 10 1 1 0 0 1 +value=4.75kΩ +} +C 54300 55100 1 0 0 gnd-1.sym +C 51400 56700 1 0 0 Vin.sym +{ +T 51100 56900 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 51100 56900 5 10 1 1 0 0 1 +netname=VDD3P3V +} +N 52700 56500 53200 56500 4 +N 52900 57500 52900 56500 4 +N 51600 56700 51600 56500 4 +N 51600 56500 51800 56500 4 +N 54100 56500 54400 56500 4 +N 54400 56500 54400 55400 4 +C 53300 55400 1 0 0 capacitor-1.sym +{ +T 53500 56100 5 10 0 0 0 0 1 +device=CAPACITOR +T 53500 55900 5 10 1 1 0 0 1 +refdes=C61 +T 53500 56300 5 10 0 0 0 0 1 +symversion=0.1 +T 53300 55200 5 10 1 1 0 0 1 +value=1uF +T 53300 55400 5 10 1 1 0 0 1 +footprint=0603 +T 53300 55400 5 10 0 1 0 0 1 +voltage=25V +} +N 54200 55600 54400 55600 4 +N 52900 56500 52900 55600 4 +N 52900 55600 53300 55600 4 +N 55900 57500 56200 57500 4 +N 56200 57500 56200 59200 4 +C 58200 59000 1 0 0 capacitor-1.sym +{ +T 58400 59700 5 10 0 0 0 0 1 +device=CAPACITOR +T 58400 59500 5 10 1 1 0 0 1 +refdes=C60 +T 58400 59900 5 10 0 0 0 0 1 +symversion=0.1 +T 58200 58800 5 10 1 1 0 0 1 +value=1uF +T 58200 59000 5 10 1 1 0 0 1 +footprint=0603 +T 58200 59000 5 10 0 1 0 0 1 +voltage=25V +} +C 53200 51100 1 0 0 kx023.sym +{ +T 55700 54100 5 10 0 0 0 0 1 +footprint=LGA-16 +T 55700 54500 5 10 0 0 0 0 1 +device=KX023-1025 +T 54600 52800 5 10 1 1 0 3 1 +refdes=U38 +} +C 52900 51300 1 0 0 gnd-1.sym +N 53900 51100 52600 51100 4 +N 52600 51100 52600 51900 4 +N 52600 51900 52000 51900 4 +{ +T 50400 51800 5 10 1 1 0 0 1 +netname=P2_APP_I2C_SDA +} +N 53200 52200 52000 52200 4 +{ +T 50400 52100 5 10 1 1 0 0 1 +netname=P2_APP_I2C_SCL +} +N 53000 51600 53000 51800 4 +N 53000 51800 53200 51800 4 +C 51600 53000 1 90 0 resistor-1.sym +{ +T 51200 53300 5 10 0 0 90 0 1 +device=RESISTOR +T 51600 53000 5 10 0 0 0 0 1 +footprint=0603 +T 51600 53000 5 10 0 1 0 0 1 +tolerance=1% +T 51400 53300 5 10 1 1 90 0 1 +refdes=R60 +T 51800 53300 5 10 1 1 90 0 1 +value=4.75kΩ +} +C 52400 53000 1 90 0 resistor-1.sym +{ +T 52000 53300 5 10 0 0 90 0 1 +device=RESISTOR +T 52400 53000 5 10 0 0 0 0 1 +footprint=0603 +T 52400 53000 5 10 0 1 0 0 1 +tolerance=1% +T 52200 53300 5 10 1 1 90 0 1 +refdes=R61 +T 52600 53300 5 10 1 1 90 0 1 +value=4.75kΩ +} +N 52300 53000 52300 51900 4 +N 51500 53000 51500 52500 4 +N 51500 52500 52100 52500 4 +N 52100 52500 52100 52200 4 +C 52600 54300 1 0 0 Vin.sym +{ +T 52300 54500 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 52300 54500 5 10 1 1 0 0 1 +netname=VDD3P3V +} +N 51500 53900 51500 54300 4 +N 51500 54300 56600 54300 4 +N 55200 54300 55200 54100 4 +N 53200 53400 53200 54300 4 +N 52300 53900 52300 54300 4 +N 55300 51100 56600 51100 4 +N 56600 51100 56600 54300 4 +C 54500 50600 1 0 0 gnd-1.sym +C 56200 52500 1 0 0 gnd-1.sym +N 56000 53000 56300 53000 4 +N 56300 53000 56300 52800 4 +N 54600 51100 54600 50900 4 +C 44100 55200 1 0 0 adl5501.sym +{ +T 46500 57800 5 10 0 0 0 0 1 +footprint=SC-70 +T 46500 58200 5 10 0 0 0 0 1 +device=ADL5501AKSZ +T 45500 56100 5 10 1 1 0 3 1 +refdes=U16 +} +N 46800 55900 47000 55900 4 +C 44000 57700 1 90 0 inductor-1.sym +{ +T 43700 58000 5 10 1 1 90 0 1 +refdes=FB5 +T 43300 57900 5 10 0 1 90 0 1 +symversion=0.1 +T 44100 57500 5 10 0 1 90 0 1 +device=INDUCTOR +T 43600 58200 5 10 0 1 90 0 1 +value=120Ω +T 44100 57900 5 10 1 1 90 0 1 +footprint=0603 +} +N 44100 56700 43900 56700 4 +N 43900 56700 43900 57700 4 +N 42800 57200 43900 57200 4 +N 43900 58600 43900 58800 4 +N 44100 55200 44100 55900 4 +N 44100 56300 43900 56300 4 +N 43000 56300 42900 56300 4 +N 42900 54900 42900 57200 4 +N 46800 56300 47300 56300 4 +N 47300 56300 47300 54900 4 +N 47300 54900 42900 54900 4 +C 82775 64375 1 90 0 gnd-1.sym +C 82775 63175 1 90 0 gnd-1.sym +C 79225 63975 1 270 0 gnd-1.sym +C 79225 62775 1 270 0 gnd-1.sym +C 79225 61575 1 270 0 gnd-1.sym +C 82525 59600 1 0 1 resistor-1.sym +{ +T 82225 60000 5 10 0 0 0 6 1 +device=RESISTOR +T 82525 59600 5 10 0 1 0 6 1 +footprint=0603 +T 81900 59800 5 10 1 1 0 6 1 +refdes=R72 +T 82500 59800 5 10 1 1 0 6 1 +value=DNP +} +N 81175 59700 81625 59700 4 +N 82525 59700 82800 59700 4 +N 82800 59700 82800 61275 4 +C 80975 59750 1 0 0 Vin.sym +{ +T 80975 59750 5 10 0 0 0 0 1 +net=VDD3P3V:1 +T 80650 60000 5 10 1 1 0 0 1 +netname=VDD3P3V +} +N 81175 59750 81175 59700 4 +N 48525 70275 48625 70275 4 +N 48625 70275 48925 70275 4 +N 47175 52000 48575 52000 4 +N 52525 63375 52775 63375 4 +C 55000 63700 1 0 0 Vin.sym +{ +T 54700 63900 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 54700 63900 5 10 1 1 0 0 1 +netname=VDD3P3V +} +N 53675 63375 55200 63375 4 +N 55200 63375 55200 63700 4 +N 51300 68700 51300 68500 4 +N 51300 67600 51300 67400 4 +N 51300 68600 50900 68600 4 +N 50900 68600 50900 67375 4 +C 52400 68700 1 90 0 resistor-1.sym +{ +T 52000 69000 5 10 0 0 90 0 1 +device=RESISTOR +T 52400 68700 5 10 0 1 90 0 1 +footprint=0603 +T 52100 68900 5 10 1 1 90 0 1 +refdes=R10 +T 52600 69000 5 10 1 1 90 0 1 +value=22.0kΩ +T 52600 68700 5 10 1 1 90 0 1 +tolerance=1% +} +C 52200 68500 1 270 0 resistor-1.sym +{ +T 52600 68200 5 10 0 0 270 0 1 +device=RESISTOR +T 52200 68500 5 10 0 1 270 0 1 +footprint=0603 +T 52400 68500 5 10 1 1 270 0 1 +refdes=R29 +T 52400 68100 5 10 1 1 270 0 1 +value=4.75kΩ +T 52400 67450 5 10 1 1 270 0 1 +tolerance=1% +} +C 52200 67100 1 0 0 gnd-1.sym +N 52300 68700 52300 68500 4 +N 52300 67600 52300 67400 4 +C 53300 70100 1 180 0 input-1.sym +{ +T 53300 69800 5 10 0 0 180 0 1 +device=none +T 53300 70300 5 10 1 1 180 0 1 +netname=V12P0V_bus +T 53800 70100 5 10 0 0 180 0 1 +net=V12P0V_bus:1 +} +N 52300 69600 52300 70000 4 +N 52300 70000 52500 70000 4 +N 52300 68600 51900 68600 4 +N 51900 68600 51900 66575 4 +C 55500 71000 1 180 0 input-1.sym +{ +T 55500 70700 5 10 0 0 180 0 1 +device=none +T 55500 71200 5 10 1 1 180 0 1 +netname=V3P7V_Mon +T 56000 71000 5 10 0 0 180 0 1 +net=V3P7V_Mon:1 +} +C 55500 70400 1 180 0 input-1.sym +{ +T 55500 70100 5 10 0 0 180 0 1 +device=none +T 55500 70600 5 10 1 1 180 0 1 +netname=V2P2V_Mon +T 56000 70400 5 10 0 0 180 0 1 +net=V2P2V_Mon:1 +} +N 52700 66375 52700 69700 4 +N 52700 69700 53600 69700 4 +N 53600 69700 53600 70900 4 +N 53600 70900 54700 70900 4 +N 52800 66175 52800 69600 4 +N 52800 69600 53900 69600 4 +N 53900 69600 53900 70300 4 +N 53900 70300 54700 70300 4 +C 39400 52300 1 0 0 Vin.sym +{ +T 39300 52500 5 10 0 1 0 0 1 +net=VSS3P3V:1 +T 39300 52500 5 10 1 1 0 0 1 +netname=VSS3P3V +} +C 39800 42600 1 0 0 gnd-1.sym +C 39700 51200 1 90 0 resistor-1.sym +{ +T 39300 51500 5 10 0 0 90 0 1 +device=RESISTOR +T 39700 51200 5 10 0 1 90 0 1 +footprint=0603 +T 39400 51400 5 10 1 1 90 0 1 +refdes=R73 +T 39900 51500 5 10 1 1 90 0 1 +value=0Ω +} +N 39600 52300 39600 52100 4 +C 40000 43100 1 90 0 resistor-1.sym +{ +T 39600 43400 5 10 0 0 90 0 1 +device=RESISTOR +T 40000 43100 5 10 0 1 90 0 1 +footprint=0603 +T 39700 43300 5 10 1 1 90 0 1 +refdes=R74 +T 40200 43400 5 10 1 1 90 0 1 +value=0Ω +} +N 39900 43100 39900 42900 4 +C 49600 52400 1 90 1 capacitor-1.sym +{ +T 48900 52200 5 10 0 0 90 6 1 +device=CAPACITOR +T 48700 52200 5 10 0 1 90 6 1 +symversion=0.1 +T 49650 51400 5 10 1 1 90 2 1 +footprint=0603 +T 49600 51800 5 10 1 1 90 6 1 +value=1uF +T 49300 51800 5 10 1 1 90 6 1 +refdes=C33 +T 49600 52400 5 10 0 1 90 0 1 +dielectric=X5R +T 49600 52400 5 10 0 0 90 0 1 +voltage=25V +} +C 49300 51100 1 0 0 gnd-1.sym +N 49400 51500 49400 51400 4 +N 48575 52500 49400 52500 4 +N 49400 52500 49400 52400 4 +C 56900 48800 1 90 1 capacitor-1.sym +{ +T 56200 48600 5 10 0 0 90 6 1 +device=CAPACITOR +T 56000 48600 5 10 0 1 90 6 1 +symversion=0.1 +T 56950 47800 5 10 1 1 90 2 1 +footprint=0603 +T 56900 48200 5 10 1 1 90 6 1 +value=1uF +T 56600 48200 5 10 1 1 90 6 1 +refdes=C87 +T 56900 48800 5 10 0 1 90 0 1 +dielectric=X5R +T 56900 48800 5 10 0 0 90 0 1 +voltage=25V +} +C 56600 47500 1 0 0 gnd-1.sym +N 56700 47800 56700 47900 4 +N 56700 48800 56700 48900 4 +N 56700 48900 56125 48900 4 +C 51700 58300 1 0 0 testpt-1.sym +{ +T 51800 58700 5 10 1 1 0 0 1 +refdes=TP1 +T 52100 59200 5 10 0 0 0 0 1 +device=TP025 +T 52100 59000 5 10 0 0 0 0 1 +footprint=TP025 +} +C 68100 54800 1 90 0 testpt-1.sym +{ +T 67700 54900 5 10 1 1 90 0 1 +refdes=TP3 +T 67200 55200 5 10 0 0 90 0 1 +device=TP025 +T 67400 55200 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68100 54600 1 90 0 testpt-1.sym +{ +T 67700 54700 5 10 1 1 90 0 1 +refdes=TP4 +T 67200 55000 5 10 0 0 90 0 1 +device=TP025 +T 67400 55000 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68100 53800 1 90 0 testpt-1.sym +{ +T 67700 53900 5 10 1 1 90 0 1 +refdes=TP7 +T 67200 54200 5 10 0 0 90 0 1 +device=TP025 +T 67400 54200 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68400 50550 1 90 0 testpt-1.sym +{ +T 68000 50650 5 10 1 1 90 0 1 +refdes=TP8 +T 67500 50950 5 10 0 0 90 0 1 +device=TP025 +T 67700 50950 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68400 50350 1 90 0 testpt-1.sym +{ +T 68000 50450 5 10 1 1 90 0 1 +refdes=TP9 +T 67500 50750 5 10 0 0 90 0 1 +device=TP025 +T 67700 50750 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68410 50150 1 90 0 testpt-1.sym +{ +T 68010 50250 5 10 1 1 90 0 1 +refdes=TP10 +T 67510 50550 5 10 0 0 90 0 1 +device=TP025 +T 67710 50550 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68380 46300 1 90 0 testpt-1.sym +{ +T 67980 46400 5 10 1 1 90 0 1 +refdes=TP14 +T 67480 46700 5 10 0 0 90 0 1 +device=TP025 +T 67680 46700 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68380 46100 1 90 0 testpt-1.sym +{ +T 67980 46200 5 10 1 1 90 0 1 +refdes=TP15 +T 67480 46500 5 10 0 0 90 0 1 +device=TP025 +T 67680 46500 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68380 45900 1 90 0 testpt-1.sym +{ +T 67980 46000 5 10 1 1 90 0 1 +refdes=TP16 +T 67480 46300 5 10 0 0 90 0 1 +device=TP025 +T 67680 46300 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68370 45100 1 90 0 testpt-1.sym +{ +T 67970 45200 5 10 1 1 90 0 1 +refdes=TP20 +T 67470 45500 5 10 0 0 90 0 1 +device=TP025 +T 67670 45500 5 10 0 0 90 0 1 +footprint=TP025 +} +C 68370 44900 1 90 0 testpt-1.sym +{ +T 67970 45000 5 10 1 1 90 0 1 +refdes=TP21 +T 67470 45300 5 10 0 0 90 0 1 +device=TP025 +T 67670 45300 5 10 0 0 90 0 1 +footprint=TP025 +} +C 76000 53800 1 90 0 testpt-1.sym +{ +T 75600 53900 5 10 1 1 90 0 1 +refdes=TP22 +T 75100 54200 5 10 0 0 90 0 1 +device=TP025 +T 75300 54200 5 10 0 0 90 0 1 +footprint=TP025 +} +C 79500 52700 1 0 0 testpt-1.sym +{ +T 79600 53100 5 10 1 1 0 0 1 +refdes=TP23 +T 79900 53600 5 10 0 0 0 0 1 +device=TP025 +T 79900 53400 5 10 0 0 0 0 1 +footprint=TP025 +} +C 80020 46725 1 90 0 testpt-1.sym +{ +T 79620 46825 5 10 1 1 90 0 1 +refdes=TP24 +T 79120 47125 5 10 0 0 90 0 1 +device=TP025 +T 79320 47125 5 10 0 0 90 0 1 +footprint=TP025 +} +C 80020 46525 1 90 0 testpt-1.sym +{ +T 79620 46625 5 10 1 1 90 0 1 +refdes=TP25 +T 79120 46925 5 10 0 0 90 0 1 +device=TP025 +T 79320 46925 5 10 0 0 90 0 1 +footprint=TP025 +} +C 80020 46325 1 90 0 testpt-1.sym +{ +T 79620 46425 5 10 1 1 90 0 1 +refdes=TP26 +T 79120 46725 5 10 0 0 90 0 1 +device=TP025 +T 79320 46725 5 10 0 0 90 0 1 +footprint=TP025 +} +C 80020 46125 1 90 0 testpt-1.sym +{ +T 79620 46225 5 10 1 1 90 0 1 +refdes=TP27 +T 79120 46525 5 10 0 0 90 0 1 +device=TP025 +T 79320 46525 5 10 0 0 90 0 1 +footprint=TP025 +} +C 52600 52200 1 0 0 testpt-1.sym +{ +T 52700 52600 5 10 1 1 0 0 1 +refdes=TP28 +T 53000 53100 5 10 0 0 0 0 1 +device=TP025 +T 53000 52900 5 10 0 0 0 0 1 +footprint=TP025 +} +C 52600 51100 1 0 0 testpt-1.sym +{ +T 52700 51500 5 10 1 1 0 0 1 +refdes=TP29 +T 53000 52000 5 10 0 0 0 0 1 +device=TP025 +T 53000 51800 5 10 0 0 0 0 1 +footprint=TP025 +} +C 51875 46275 1 0 0 testpt-1.sym +{ +T 51975 46675 5 10 1 1 0 0 1 +refdes=TP30 +T 52275 47175 5 10 0 0 0 0 1 +device=TP025 +T 52275 46975 5 10 0 0 0 0 1 +footprint=TP025 +} +C 51880 46675 1 0 0 testpt-1.sym +{ +T 51980 47075 5 10 1 1 0 0 1 +refdes=TP31 +T 52280 47575 5 10 0 0 0 0 1 +device=TP025 +T 52280 47375 5 10 0 0 0 0 1 +footprint=TP025 +} +C 76000 59600 1 0 0 pmod-x-2.sym +{ +T 76450 65225 5 10 1 1 0 6 1 +refdes=J17 +T 72175 61050 5 10 0 0 0 0 1 +device=PPPC072LJBN-RC +T 72175 61250 5 10 0 0 0 0 1 +footprint=HDR_7x2 +T 76000 59400 5 10 1 1 0 0 1 +description=Pmod receptacle, RA +} +C 78200 59600 1 0 0 pmod-x-2.sym +{ +T 78650 65225 5 10 1 1 0 6 1 +refdes=J18 +T 74375 61050 5 10 0 0 0 0 1 +device=PPPC072LJBN-RC +T 74375 61250 5 10 0 0 0 0 1 +footprint=HDR_7x2 +T 78200 59400 5 10 1 1 0 0 1 +description=Pmod receptacle, RA +} +N 75400 65000 76000 65000 4 +N 75400 64600 76000 64600 4 +N 75400 64200 76000 64200 4 +N 75400 63800 76000 63800 4 +N 75800 63400 76000 63400 4 +N 75400 63000 76000 63000 4 +N 75400 62200 76000 62200 4 +N 75400 61800 76000 61800 4 +N 75400 61400 76000 61400 4 +N 75400 61000 76000 61000 4 +N 75800 60600 76000 60600 4 +N 75400 60200 76000 60200 4 +N 77600 60200 78200 60200 4 +N 78000 60600 78200 60600 4 +N 77600 61000 78200 61000 4 +N 77600 61400 78200 61400 4 +N 77600 61800 78200 61800 4 +N 77600 62200 78200 62200 4 +N 77600 63000 78200 63000 4 +N 77600 63800 78200 63800 4 +N 77600 64200 78200 64200 4 +N 77600 64600 78200 64600 4 +N 77600 65000 78200 65000 4 +N 78000 63400 78200 63400 4 +C 77800 59800 1 0 1 Vin.sym +{ +T 78050 60050 5 10 0 1 0 6 1 +net=P2_VADJ:1 +T 77850 60050 5 10 1 1 0 6 1 +netname=P2_VADJ +} +N 77600 59800 78200 59800 4 +C 77800 62600 1 0 1 Vin.sym +{ +T 78050 62850 5 10 0 1 0 6 1 +net=P2_VADJ:1 +T 77850 62850 5 10 1 1 0 6 1 +netname=P2_VADJ +} +N 77600 62600 78200 62600 4 +C 75600 62600 1 0 1 Vin.sym +{ +T 75850 62850 5 10 0 1 0 6 1 +net=P1_VADJ:1 +T 75650 62850 5 10 1 1 0 6 1 +netname=P1_VADJ +} +N 75400 62600 76000 62600 4 +C 75600 59800 1 0 1 Vin.sym +{ +T 75850 60050 5 10 0 1 0 6 1 +net=P1_VADJ:1 +T 75650 60050 5 10 1 1 0 6 1 +netname=P1_VADJ +} +N 75400 59800 76000 59800 4 +N 39600 45800 45450 45800 4 +N 45975 44875 45450 44875 4 +N 45450 44875 45450 45800 4 +N 41550 45775 41550 45800 4 +N 39900 44200 45700 44200 4 +N 41550 44275 41550 44200 4 +N 45700 44200 45700 45275 4 +N 45975 45275 45700 45275 4 +T 76700 41100 9 18 1 0 0 0 1 +Zest diff --git a/digitizer/digitizer_04_power.sch b/digitizer/digitizer_04_power.sch new file mode 100644 index 0000000..d9b345d --- /dev/null +++ b/digitizer/digitizer_04_power.sch @@ -0,0 +1,682 @@ +v 20130925 2 +C 13700 17700 1 0 0 gnd-1.sym +C 21000 16700 1 90 0 resistor-1.sym +{ +T 20600 17000 5 10 0 0 90 0 1 +device=RESISTOR +T 20700 16900 5 10 1 1 90 0 1 +refdes=R43 +T 21000 16700 5 10 0 0 90 0 1 +footprint=0603 +T 21200 16800 5 10 1 1 90 0 1 +value=10.0kΩ +} +C 21000 15400 1 90 0 resistor-1.sym +{ +T 20600 15700 5 10 0 0 90 0 1 +device=RESISTOR +T 20700 15600 5 10 1 1 90 0 1 +refdes=R44 +T 21000 15400 5 10 0 0 90 0 1 +footprint=0603 +T 21200 15500 5 10 1 1 90 0 1 +value=10.0kΩ +} +C 20400 15400 1 90 0 capacitor-1.sym +{ +T 19700 15600 5 10 0 0 90 0 1 +device=CAPACITOR +T 20100 16100 5 10 1 1 180 0 1 +refdes=C59 +T 19500 15600 5 10 0 1 90 0 1 +symversion=0.1 +T 20400 15400 5 10 0 0 90 0 1 +footprint=2917 +T 20100 15700 5 10 1 1 180 0 1 +value=22uF +T 20100 15500 5 10 1 1 180 0 1 +dielectric=Al-Poly +} +C 20800 14900 1 0 0 gnd-1.sym +N 20900 17600 20900 18500 4 +N 20900 16700 20900 16300 4 +N 20900 15400 20900 15200 4 +N 20200 16300 20200 16500 4 +N 20200 15400 20200 15300 4 +N 20200 15300 20900 15300 4 +N 19200 16500 20900 16500 4 +N 22400 16500 20900 16500 4 +C 20500 10800 1 0 0 LDO-B.sym +{ +T 23100 12400 5 10 0 0 0 0 1 +device=Home Made LDO part B +T 20900 10900 5 10 1 1 0 3 1 +refdes=U35 +} +C 13900 12000 1 0 1 gnd-1.sym +N 7950 13000 12000 13000 4 +N 7450 13400 12000 13400 4 +C 21900 10500 1 0 0 gnd-1.sym +N 16200 11500 16200 18500 4 +N 23400 11500 26200 11500 4 +C 20500 7000 1 0 0 LT1763-ps.sym +{ +T 23100 8600 5 10 0 0 0 0 1 +device=LDO +T 21000 7100 5 10 1 1 0 3 1 +refdes=U36 +} +C 22100 6600 1 0 1 gnd-1.sym +N 23400 7700 26200 7700 4 +N 15300 18500 20900 18500 4 +C 17100 16900 1 0 0 u-fl.sym +{ +T 17100 16900 5 10 0 0 0 6 1 +footprint=hirose-UFL +T 18200 17400 5 10 1 1 0 3 1 +refdes=J21 +T 17100 16900 5 10 0 1 0 0 1 +device=U.FL-R-SMT +} +C 17200 17300 1 0 1 gnd-1.sym +N 17100 17600 17100 18000 4 +C 17100 15400 1 0 0 u-fl.sym +{ +T 17100 15400 5 10 0 0 0 6 1 +footprint=hirose-UFL +T 18200 15900 5 10 1 1 0 3 1 +refdes=J22 +T 17100 15400 5 10 0 1 0 0 1 +device=U.FL-R-SMT +} +C 17200 15800 1 0 1 gnd-1.sym +N 17100 16100 17100 16500 4 +N 19200 18000 20900 18000 4 +N 16200 11500 20500 11500 4 +N 4100 18700 12300 18700 4 +N 11900 18700 11900 19800 4 +N 11900 19800 26200 19800 4 +C 17100 13900 1 0 0 u-fl.sym +{ +T 17100 13900 5 10 0 0 0 6 1 +footprint=hirose-UFL +T 18200 14400 5 10 1 1 0 3 1 +refdes=J23 +T 17100 13900 5 10 0 1 0 0 1 +device=U.FL-R-SMT +} +C 17200 14300 1 0 1 gnd-1.sym +N 17100 14600 17100 15000 4 +N 19300 13400 19300 15000 4 +N 19200 15000 19300 15000 4 +C 13900 8300 1 0 1 gnd-1.sym +N 7950 9300 12000 9300 4 +{ +T 9400 9200 5 10 1 1 180 0 1 +netname=PWR_SYNC +} +N 7450 9700 12000 9700 4 +{ +T 9200 9900 5 10 1 1 180 0 1 +netname=PWR_EN +} +C 20500 9000 1 0 0 LT1763-ps-3P3.sym +{ +T 23100 10600 5 10 0 0 0 0 1 +device=LDO +T 21000 9100 5 10 1 1 0 3 1 +refdes=U29 +} +N 15600 9700 20500 9700 4 +{ +T 15600 9800 5 10 1 1 0 0 1 +netname=V3P7V +} +C 4550 14950 1 0 0 ZXCT1009Q.sym +{ +T 5300 16450 5 10 0 0 0 0 1 +device=ZXCT1009QFTA +T 5300 17050 5 10 0 0 0 0 1 +footprint=SOT23-3 +T 4550 14950 5 10 0 0 0 0 1 +description=IC CURRENT MONITOR 1% SOT23-3 +T 4950 16550 5 10 1 1 0 6 1 +refdes=U30 +} +C 5250 16750 1 0 0 resistor-1.sym +{ +T 5550 17150 5 10 0 0 0 0 1 +device=RESISTOR +T 5250 16750 5 10 0 1 0 0 1 +footprint=1206 +T 5450 17050 5 10 1 1 0 0 1 +refdes=R46 +T 5450 16550 5 10 1 1 0 0 1 +value=0.1Ω +T 5850 17150 5 10 0 0 0 0 1 +tolerance=1% +T 6150 17150 5 10 0 0 0 0 1 +power=1W +} +N 6250 16850 6250 16650 4 +N 5150 16850 5150 16650 4 +C 5750 13050 1 90 0 resistor-1.sym +{ +T 5350 13350 5 10 0 0 90 0 1 +device=RESISTOR +T 5750 13050 5 10 0 1 90 0 1 +footprint=0603 +T 5450 13250 5 10 1 1 90 0 1 +refdes=R47 +T 5950 13550 5 10 1 1 180 0 1 +value=1kΩ +T 5750 13050 5 10 0 0 0 0 1 +tolerance=1% +} +N 5650 13950 5650 15250 4 +C 5550 12550 1 0 0 gnd-1.sym +N 5650 12850 5650 13050 4 +C 4350 15450 1 90 0 BAT54W.sym +{ +T 3750 15850 5 10 0 0 90 0 1 +device=BAT54W +T 4350 15450 5 10 0 0 0 0 1 +footprint=SOT323 +T 4350 15450 5 10 0 0 0 0 1 +description=DIODE ZENER 15V 1W SMA +T 3850 15750 5 10 1 1 90 0 1 +refdes=Z1 +} +N 4150 15450 4150 14350 4 +N 4150 14350 5650 14350 4 +N 4150 16350 4150 16850 4 +N 5650 14350 6450 14350 4 +C 6450 14250 1 0 0 output-1.sym +{ +T 6550 14550 5 10 0 0 0 0 1 +device=none +T 6550 14550 5 10 0 0 0 0 1 +net=I_Mon:1 +T 6550 14550 5 10 1 1 0 0 1 +netname=I_Mon +} +N 13850 16850 13800 14100 4 +C 8550 15450 1 0 0 gnd-1.sym +C 8850 15850 1 90 0 capacitor-1.sym +{ +T 8150 16050 5 10 0 0 90 0 1 +device=CAPACITOR +T 7950 16050 5 10 0 1 90 0 1 +symversion=0.1 +T 8550 15650 5 10 1 1 180 0 1 +footprint=1206 +T 8550 16550 5 10 1 1 180 0 1 +refdes=C62 +T 8550 16150 5 10 1 1 180 0 1 +value=22uF +T 8550 15950 5 10 1 1 180 0 1 +dielectric=X5R +T 8250 15650 5 10 1 1 0 0 1 +voltage=25V +} +N 8650 16850 8650 16750 4 +N 8650 15750 8650 15850 4 +N 6150 16850 13850 16850 4 +{ +T 6150 16850 5 10 1 1 0 0 1 +netname=V12P0V_bus +} +C 24500 19000 1 0 0 gnd-1.sym +C 23500 19200 1 0 0 led-2.sym +{ +T 23600 19800 5 10 0 0 0 0 1 +device=LED +T 23500 19200 5 10 0 0 90 0 1 +footprint=LED_0603 +T 24300 19500 5 10 1 1 0 0 1 +refdes=D4 +T 23700 19000 5 10 1 1 0 0 1 +value=Green +} +C 23300 19400 1 180 0 resistor-1.sym +{ +T 23000 19000 5 10 0 0 180 0 1 +device=RESISTOR +T 23300 19400 5 10 0 0 180 0 1 +footprint=0603 +T 23100 19100 5 10 1 1 180 0 1 +refdes=R48 +T 23100 19600 5 10 1 1 180 0 1 +value=150Ω +} +N 24600 19300 24400 19300 4 +N 23300 19300 23500 19300 4 +N 22400 19300 22400 19800 4 +C 25800 8600 1 0 0 gnd-1.sym +C 24800 8800 1 0 0 led-2.sym +{ +T 24900 9400 5 10 0 0 0 0 1 +device=LED +T 24800 8800 5 10 0 0 90 0 1 +footprint=LED_0603 +T 25600 9100 5 10 1 1 0 0 1 +refdes=D5 +T 25000 8600 5 10 1 1 0 0 1 +value=Green +} +N 25900 8900 25700 8900 4 +N 24600 8900 24800 8900 4 +T 26825 20975 9 40 1 0 0 0 1 +Power Supply +N 23400 9700 26200 9700 4 +C 21900 8700 1 0 0 gnd-1.sym +N 23700 8900 23700 9700 4 +N 15600 13400 22400 13400 4 +{ +T 17000 13400 5 10 1 1 0 0 1 +netname=V2P2V +} +N 22400 12200 22400 13400 4 +C 26000 7700 1 0 0 Vin.sym +{ +T 26000 7900 5 10 1 1 0 0 1 +netname=VDD1P8V +T 26000 7900 5 10 0 1 0 0 1 +net=VDD1P8V:1 +} +C 26000 11500 1 0 0 Vin.sym +{ +T 26000 11700 5 10 0 1 0 0 1 +net=VSS1P8V:1 +T 26000 11700 5 10 1 1 0 0 1 +netname=VSS1P8V +} +C 26000 19800 1 0 0 Vin.sym +{ +T 26000 20000 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 26000 20000 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 26000 9700 1 0 0 Vin.sym +{ +T 26000 9900 5 10 0 1 0 0 1 +net=VSS3P3V:1 +T 26000 9900 5 10 1 1 0 0 1 +netname=VSS3P3V +} +C 23700 6650 1 0 0 u.fl.sym +{ +T 24300 7150 5 10 1 1 0 3 1 +refdes=J25 +T 23700 6650 5 10 0 1 0 0 1 +device=U.FL-R-SMT +T 23700 6650 5 10 0 1 0 0 1 +footprint=hirose-UFL +} +C 23700 10650 1 0 0 u.fl.sym +{ +T 24300 11150 5 10 1 1 0 3 1 +refdes=J26 +T 23700 10650 5 10 0 1 0 0 1 +device=U.FL-R-SMT +T 23700 10650 5 10 0 1 0 0 1 +footprint=hirose-UFL +} +N 23700 11050 23650 11050 4 +N 23650 11050 23650 11500 4 +N 23700 7050 23650 7050 4 +N 23650 7050 23650 7700 4 +C 23600 6450 1 0 0 gnd-1.sym +C 23600 10450 1 0 0 gnd-1.sym +C 21400 12200 1 0 0 Vin.sym +{ +T 21300 12400 5 10 0 1 0 0 1 +net=VDD3P3V:1 +T 21300 12400 5 10 1 1 0 0 1 +netname=VDD3P3V +} +C 2550 16850 1 0 0 Vin.sym +{ +T 2350 17100 5 10 0 1 0 0 1 +net=P2_12P0V:1 +T 2350 17100 5 10 1 1 0 0 1 +netname=P2_12P0V +} +C 2500 18700 1 0 0 Vin.sym +{ +T 2300 18950 5 10 1 1 0 0 1 +netname=P2_3P3V +T 2500 18700 5 10 0 0 0 0 1 +net=P2_3P3V:1 +} +N 13800 10400 13800 11150 4 +N 11200 11150 11200 16850 4 +N 11200 11150 13800 11150 4 +C 26400 18100 1 0 0 Vin.sym +{ +T 26400 18300 5 10 0 1 0 0 1 +net=VREFADC1P25V:1 +T 26400 18400 5 10 1 1 0 0 1 +netname=VREFADC1P25V +} +C 3200 18600 1 0 0 resistor-1.sym +{ +T 3500 19000 5 10 0 0 0 0 1 +device=RESISTOR +T 3400 18800 5 10 1 1 0 0 1 +refdes=R50 +T 3900 18800 5 10 1 1 0 0 1 +value=0Ω +T 3200 18600 5 10 0 1 0 0 1 +footprint=0603 +} +N 3200 18700 2700 18700 4 +C 3250 16750 1 0 0 resistor-1.sym +{ +T 3550 17150 5 10 0 0 0 0 1 +device=RESISTOR +T 3450 16950 5 10 1 1 0 0 1 +refdes=R51 +T 3950 16950 5 10 1 1 0 0 1 +value=0Ω +T 3250 16750 5 10 0 1 0 0 1 +footprint=0603 +} +N 3250 16850 2750 16850 4 +N 4150 16850 5250 16850 4 +{ +T 4150 16850 5 10 1 1 0 0 1 +netname=V12P0V_unsensed +} +T 2050 16500 9 10 1 0 0 0 1 +400mA+Housekeeping? +T 2400 18350 9 10 1 0 0 0 1 +50mA +C -100 0 0 0 0 lbl-title-bordered-A1.sym +{ +T 30700 1200 15 10 1 1 0 0 1 +title=Zest Power Supply +T 27200 1000 15 10 1 1 0 0 1 +file=$FileName$ +T 27200 300 15 10 1 1 0 0 1 +author=$LastAuthor$ +T 27200 600 15 10 1 1 0 0 1 +date=$LastDate$ +T 27200 1300 15 10 1 1 0 0 1 +revision=$Revision$ +T 30700 600 15 10 1 1 0 0 1 +date=$FirstDate$ +T 30700 300 15 10 1 1 0 0 1 +author=$FirstAuthor$ +} +N 6900 10600 7950 10600 4 +C 6100 10500 1 0 0 input-1.sym +{ +T 6100 10800 5 10 0 0 0 0 1 +device=INPUT +T 6100 10750 5 10 1 1 0 0 1 +net=PWR_SYNC:1 +T 6100 10750 5 10 1 1 0 0 1 +netname=PWR_SYNC +} +C 6100 11600 1 0 0 input-1.sym +{ +T 6100 11900 5 10 0 0 0 0 1 +device=INPUT +T 6100 11850 5 10 1 1 0 0 1 +net=PWR_EN:1 +T 6100 11850 5 10 1 1 0 0 1 +netname=PWR_EN +} +N 6900 11700 7450 11700 4 +T 9100 13600 5 10 1 1 180 0 1 +netname=PWR_EN +T 9400 12900 5 10 1 1 180 0 1 +netname=PWR_SYNC +C 12300 18000 1 0 0 LT6655-ref.sym +{ +T 15000 19600 5 10 0 0 0 0 1 +device=Voltage Reference +T 13500 18000 5 10 1 1 0 3 1 +refdes=U31 +} +C 12000 8600 1 0 0 TPS62110-ps.sym +{ +T 15300 10600 5 10 0 0 0 0 1 +device=Switch Regulator +T 13800 9100 5 10 1 1 0 3 1 +refdes=U32 +} +C 12000 12300 1 0 0 TPS62110-ps.sym +{ +T 15300 14300 5 10 0 0 0 0 1 +device=Switch Regulator +T 13800 12800 5 10 1 1 0 3 1 +refdes=U33 +} +C 24600 9000 1 180 0 resistor-1.sym +{ +T 24300 8600 5 10 0 0 180 0 1 +device=RESISTOR +T 24600 9000 5 10 0 0 180 0 1 +footprint=0603 +T 24400 8700 5 10 1 1 180 0 1 +refdes=R53 +T 24400 9200 5 10 1 1 180 0 1 +value=150Ω +} +N 7450 9700 7450 13400 4 +N 7950 13000 7950 9300 4 +C 11600 17400 1 0 0 gnd-1.sym +C 10600 17600 1 0 0 led-2.sym +{ +T 10700 18200 5 10 0 0 0 0 1 +device=LED +T 10600 17600 5 10 0 0 90 0 1 +footprint=LED_0603 +T 11400 17900 5 10 1 1 0 0 1 +refdes=D6 +T 10800 17400 5 10 1 1 0 0 1 +value=Green +} +C 10400 17800 1 180 0 resistor-1.sym +{ +T 10100 17400 5 10 0 0 180 0 1 +device=RESISTOR +T 10400 17800 5 10 0 0 180 0 1 +footprint=0603 +T 10200 17500 5 10 1 1 180 0 1 +refdes=R55 +T 10200 18000 5 10 1 1 180 0 1 +value=1kΩ +} +N 11700 17700 11500 17700 4 +N 10400 17700 10600 17700 4 +N 8700 17700 9500 17700 4 +N 9100 17700 9100 16850 4 +N 22000 7000 22000 6900 4 +T 15400 10100 9 16 1 0 0 0 1 +3.7V +T 15400 13900 9 16 1 0 0 0 1 +2.2V +N 20500 7700 18900 7700 4 +N 18900 7700 18900 13400 4 +T 27100 11600 9 16 1 0 0 0 1 +700 mA +T 27100 9800 9 16 1 0 0 0 1 +450 mA +T 27100 7800 9 16 1 0 0 0 1 +150 mA +C 13500 6300 1 0 0 u-fl.sym +{ +T 13500 6300 5 10 0 0 0 6 1 +footprint=hirose-UFL +T 14600 6800 5 10 1 1 0 3 1 +refdes=J27 +T 13500 6300 5 10 0 1 0 0 1 +device=U.FL-R-SMT +} +C 13600 6700 1 0 1 gnd-1.sym +N 13500 7000 13500 7400 4 +C 8700 17800 1 180 0 output-1.sym +{ +T 8600 17500 5 10 0 0 180 0 1 +device=none +T 8600 17500 5 10 0 0 180 0 1 +net=V12P0V_bus:1 +T 8600 17500 5 10 1 1 180 0 1 +netname=V12P0V_bus +} +C 24600 14100 1 0 0 output-1.sym +{ +T 24700 14400 5 10 0 0 0 0 1 +device=none +T 24700 14400 5 10 0 0 0 0 1 +net=V2P2V_Mon:1 +T 24700 14400 5 10 1 1 0 0 1 +netname=V2P2V_Mon +} +C 24500 13000 1 90 0 resistor-1.sym +{ +T 24100 13300 5 10 0 0 90 0 1 +device=RESISTOR +T 24200 13200 5 10 1 1 90 0 1 +refdes=R49 +T 24500 13000 5 10 0 0 90 0 1 +footprint=0603 +T 24700 13100 5 10 1 1 90 0 1 +value=4.75kΩ +} +C 24200 14300 1 180 0 resistor-1.sym +{ +T 23900 13900 5 10 0 0 180 0 1 +device=RESISTOR +T 24200 14300 5 10 0 0 180 0 1 +footprint=0603 +T 24000 14000 5 10 1 1 180 0 1 +refdes=R45 +T 24000 14500 5 10 1 1 180 0 1 +value=4.75kΩ +} +C 24300 12500 1 0 0 gnd-1.sym +N 24400 13000 24400 12800 4 +N 24200 14200 24600 14200 4 +N 24400 14200 24400 13900 4 +N 23300 14200 19300 14200 4 +C 17600 7300 1 0 0 output-1.sym +{ +T 17700 7600 5 10 0 0 0 0 1 +device=none +T 17700 7600 5 10 0 0 0 0 1 +net=V3P7V_Mon:1 +T 17700 7600 5 10 1 1 0 0 1 +netname=V3P7V_Mon +} +C 17500 6200 1 90 0 resistor-1.sym +{ +T 17100 6500 5 10 0 0 90 0 1 +device=RESISTOR +T 17500 6200 5 10 0 0 90 0 1 +footprint=0603 +T 17200 6400 5 10 1 1 90 0 1 +refdes=R54 +T 17700 6300 5 10 1 1 90 0 1 +value=4.75kΩ +} +C 17200 7500 1 180 0 resistor-1.sym +{ +T 16900 7100 5 10 0 0 180 0 1 +device=RESISTOR +T 17200 7500 5 10 0 0 180 0 1 +footprint=0603 +T 17000 7200 5 10 1 1 180 0 1 +refdes=R52 +T 17000 7700 5 10 1 1 180 0 1 +value=4.75kΩ +} +C 17300 5700 1 0 0 gnd-1.sym +N 17400 6200 17400 6000 4 +N 17200 7400 17600 7400 4 +N 17400 7400 17400 7100 4 +N 15900 9700 15900 7400 4 +N 15600 7400 16300 7400 4 +C 22400 15800 1 0 0 lt6233.sym +{ +T 23900 16700 5 10 1 1 0 3 1 +refdes=U39 +T 22400 15800 5 10 0 0 0 0 1 +footprint=SOT23-6 +T 22700 15900 5 10 1 1 0 0 1 +device=LT6233CS6 +} +N 22400 17300 22100 17300 4 +N 22100 17300 22100 18000 4 +N 22100 18000 26600 18000 4 +N 26000 18000 26000 16500 4 +N 25400 16500 26000 16500 4 +N 26600 18000 26600 18100 4 +C 21800 17000 1 270 0 gnd-1.sym +C 25900 16800 1 90 0 gnd-1.sym +N 22100 16900 22400 16900 4 +N 25400 16900 25600 16900 4 +N 25400 17300 25800 17300 4 +N 25800 17300 25800 18900 4 +N 15300 18900 25800 18900 4 +C 24700 11500 1 0 0 testpt-1.sym +{ +T 24800 11900 5 10 1 1 0 0 1 +refdes=TP32 +T 25100 12400 5 10 0 0 0 0 1 +device=TP025 +T 25100 12200 5 10 0 0 0 0 1 +footprint=TP025 +} +C 24700 9700 1 0 0 testpt-1.sym +{ +T 24800 10100 5 10 1 1 0 0 1 +refdes=TP33 +T 25100 10600 5 10 0 0 0 0 1 +device=TP025 +T 25100 10400 5 10 0 0 0 0 1 +footprint=TP025 +} +C 24700 7700 1 0 0 testpt-1.sym +{ +T 24800 8100 5 10 1 1 0 0 1 +refdes=TP34 +T 25100 8600 5 10 0 0 0 0 1 +device=TP025 +T 25100 8400 5 10 0 0 0 0 1 +footprint=TP025 +} +C 25900 18000 1 0 0 testpt-1.sym +{ +T 26000 18400 5 10 1 1 0 0 1 +refdes=TP35 +T 26300 18900 5 10 0 0 0 0 1 +device=TP025 +T 26300 18700 5 10 0 0 0 0 1 +footprint=TP025 +} +C 2500 17500 1 0 0 Vin.sym +{ +T 2300 17750 5 10 0 1 0 0 1 +net=P1_12P0V:1 +T 2300 17750 5 10 1 1 0 0 1 +netname=P1_12P0V +} +C 3200 17400 1 0 0 resistor-1.sym +{ +T 3500 17800 5 10 0 0 0 0 1 +device=RESISTOR +T 3400 17600 5 10 1 1 0 0 1 +refdes=R75 +T 3900 17600 5 10 1 1 0 0 1 +value=0Ω +T 3200 17400 5 10 0 1 0 0 1 +footprint=0603 +} +N 2700 17500 3200 17500 4 +N 4100 17500 4300 17500 4 +N 4300 17500 4300 16850 4 diff --git a/digitizer/digitizer_digital_pin.txt b/digitizer/digitizer_digital_pin.txt new file mode 100644 index 0000000..0737c09 --- /dev/null +++ b/digitizer/digitizer_digital_pin.txt @@ -0,0 +1,152 @@ +P1 C10 ADC_D1C_N_0 +P1 C11 ADC_D1C_P_0 +P1 C14 LMK_CLKout3_P +P1 C15 LMK_CLKout3_N +P1 C18 ADC_D0D_N_1 +P1 C19 ADC_D0D_P_1 +P1 C22 ADC_D0B_N_1 +P1 C23 ADC_D0B_P_1 +P1 C26 PMOD_1_3 +P1 C27 PMOD_1_9 +P1 C30 P1_SCL +P1 C31 P1_SDA +P1 C34 P1_GA0 +P1 C35 P1_12P0V +P1 C37 P1_12P0V +P1 D11 ADC_D0B_N_0 +P1 D12 ADC_D0B_P_0 +P1 D14 ADC_D0A_N_0 +P1 D15 ADC_D0A_P_0 +P1 D20 ADC_DCO_N_1 +P1 D21 ADC_DCO_P_1 +P1 D26 PMOD_1_4 +P1 D27 PMOD_1_10 +P1 D30 P1_TDI +P1 D31 P1_TDO +P1 D32 P1_3P3VAUX +P1 D35 P1_GA1 +P1 D8 ADC_D1D_N_0 +P1 D9 ADC_D1D_P_0 +P1 G10 ADC_D0D_P_0 +P1 G12 ADC_D1A_N_0 +P1 G13 ADC_D1A_P_0 +P1 G18 ADC_D1C_N_1 +P1 G19 ADC_D1C_P_1 +P1 G21 ADC_D1A_N_1 +P1 G22 ADC_D1A_P_1 +P1 G24 ADC_D0A_N_1 +P1 G25 ADC_D0A_P_1 +P1 G27 PMOD_1_2 +P1 G28 PMOD_1_8 +P1 G30 PMOD_1_1 +P1 G31 PMOD_1_7 +P1 G33 HDMI_CEC +P1 G34 HDMI_SCL +P1 G36 HDMI_SDA +P1 G37 HDMI_DET +P1 G39 P1_VADJ +P1 G6 ADC_DCO_N_0 +P1 G7 ADC_DCO_P_0 +P1 G9 ADC_D0D_N_0 +P1 H10 ADC_FCO_N_0 +P1 H11 ADC_FCO_P_0 +P1 H13 ADC_D1B_N_0 +P1 H14 ADC_D1B_P_0 +P1 H16 ADC_D1D_N_1 +P1 H17 ADC_D1D_P_1 +P1 H19 ADC_D0C_N_1 +P1 H20 ADC_D0C_P_1 +P1 H22 ADC_FCO_N_1 +P1 H23 ADC_FCO_P_1 +P1 H25 ADC_D1B_N_1 +P1 H26 ADC_D1B_P_1 +P1 H28 HDMI_D2_P +P1 H29 HDMI_D2_N +P1 H2 P1_PRSNT +P1 H31 HDMI_D1_P +P1 H32 HDMI_D1_N +P1 H34 HDMI_D0_P +P1 H35 HDMI_D0_N +P1 H37 HDMI_CK_P +P1 H38 HDMI_CK_N +P1 H40 P1_VADJ +P1 H7 ADC_D0C_N_0 +P1 H8 ADC_D0C_P_0 +P2 C10 DAC_D_P_10 +P2 C11 DAC_D_N_10 +P2 C14 DAC_DCI_P +P2 C15 DAC_DCI_N +P2 C18 DAC_D_P_0 +P2 C19 DAC_D_N_0 +P2 C22 PMOD_2_1 +P2 C23 PMOD_2_2 +P2 C26 P2_PWR_SYNC +P2 C27 P2_PWR_EN +P2 C35 P2_12P0V +P2 C37 P2_12P0V +P2 C39 P2_3P3V +P2 D11 DAC_D_P_9 +P2 D12 DAC_D_N_9 +P2 D14 DAC_D_P_3 +P2 D15 DAC_D_N_3 +P2 D17 DAC_D_P_1 +P2 D18 DAC_D_N_1 +P2 D1 P2_PG_C2M +P2 D20 DAC_DCO_P +P2 D21 DAC_DCO_N +P2 D23 PMOD_2_3 +P2 D24 PMOD_2_4 +P2 D26 P2_AD7794_CSb +P2 D27 P2_AD7794_DOUT/RDYb +P2 D30 P2_TDI +P2 D31 P2_TDO +P2 D36 P2_3P3V +P2 D38 P2_3P3V +P2 D40 P2_3P3V +P2 G6 DAC_D_P_12 +P2 G7 DAC_D_N_12 +P2 G9 DAC_D_P_11 +P2 G10 DAC_D_N_11 +P2 G12 DAC_D_P_4 +P2 G13 DAC_D_N_4 +P2 G15 DAC_D_P_2 +P2 G16 DAC_D_N_2 +P2 G18 P2_ADC_PDWN +P2 G19 P2_POLL_SCLK +P2 G21 PMOD_2_7 +P2 G22 PMOD_2_8 +P2 G24 P2_AD7794_FCLK +P2 G25 P2_LMK_DATAuWire/CLKoutDIV_0 +P2 G27 PMOD_2_9 +P2 G28 PMOD_2_10 +P2 G30 P2_SDI +P2 G31 P2_SCLK +P2 G33 P2_ADC_CSB_0 +P2 G34 P2_ADC_CSB_1 +P2 G36 P2_ADC_SYNC +P2 G37 P2_POLL_MOSI +P2 G39 P2_VADJ +P2 H2 P2_PRSNT +P2 H4 LMK_CLKout4_P +P2 H5 LMK_CLKout4_N +P2 H7 DAC_D_P_13 +P2 H8 DAC_D_N_13 +P2 H10 DAC_D_P_8 +P2 H11 DAC_D_N_8 +P2 H13 DAC_D_P_7 +P2 H14 DAC_D_N_7 +P2 H16 DAC_D_P_6 +P2 H17 DAC_D_N_6 +P2 H19 DAC_D_P_5 +P2 H20 DAC_D_N_5 +P2 H22 P2_DAC_SDO +P2 H23 P2_DAC_CSB +P2 H25 P2_LMK_LEuWire/CLKoutDIV_2 +P2 H26 P2_DAC_RESET +P2 H28 P2_AMC7823_SPI_MISO +P2 H29 P2_AMC7823_SPI_SS +P2 H31 P2_ADC_SDIO +P2 H32 P2_ADC_SDIO_DIR +P2 H34 P2_APP_I2C_SCL +P2 H35 P2_APP_I2C_SDA +P2 H40 P2_VADJ diff --git a/digitizer/gafrc b/digitizer/gafrc new file mode 100644 index 0000000..3b59328 --- /dev/null +++ b/digitizer/gafrc @@ -0,0 +1,4 @@ +(component-library ".") +(component-library-search "../../submodules/geda_library") +(source-library ".") +(source-library "../../submodules/geda_library/pcblib/schem/") diff --git a/digitizer/gschem-backend.patch b/digitizer/gschem-backend.patch new file mode 100644 index 0000000..331cd66 --- /dev/null +++ b/digitizer/gschem-backend.patch @@ -0,0 +1,26 @@ +diff -u a/gnet-partslist3.scm b/gnet-partslist3.scm +--- a/gnet-partslist3.scm 2015-05-01 14:59:09.000000000 -0700 ++++ b/gnet-partslist3.scm 2015-07-30 07:34:15.000000000 -0700 +@@ -21,7 +21,7 @@ + (define partslist3:write-top-header + (lambda (port) + (display ".START\n" port) +- (display "..device\tvalue\tfootprint\tquantity\trefdes\n" port))) ++ (display "..device\tvalue\tfootprint\tdielectric\tvoltage\tquantity\trefdes\n" port))) + + (define (partslist3:write-partslist ls port) + (if (null? ls) +diff -u a/partslist-common.scm b/partslist-common.scm +--- a/partslist-common.scm 2015-05-01 14:59:09.000000000 -0700 ++++ b/partslist-common.scm 2015-07-30 07:24:02.000000000 -0700 +@@ -24,7 +24,9 @@ + (cons (list package + (get-device package) + (get-value package) +- (gnetlist:get-package-attribute package "footprint")) ;; sdb change ++ (gnetlist:get-package-attribute package "footprint") ;; sdb change ++ (gnetlist:get-package-attribute package "dielectric") ;; lrd change ++ (gnetlist:get-package-attribute package "voltage")) ;; lrd change + (get-parts-table (cdr packages))))))) + + (define (write-one-row ls separator end-char port) diff --git a/digitizer/layout_20170519.sha256sum b/digitizer/layout_20170519.sha256sum new file mode 100644 index 0000000..fb013b8 --- /dev/null +++ b/digitizer/layout_20170519.sha256sum @@ -0,0 +1,4 @@ +6cbed80c2a59994bd1079787402c8bbd41b0e4aac596df6ae13ff0d52cd22452 PC-379-396-15-C02_DIGITIZER BOARD_GERBER.zip +41695319dbba6b2a0f070e53f15aa4e91d6cd02aab0c0f8df19309e846284ad0 PC-379-396-15-C02_DIGITIZER BOARD.pcb +755974be8790143d8e31a287eb366f4e4facb41aa9633fdf04591ec5c7711a8d PC-379-396-15-C02_DIGITIZER BOARD_XY.xlsx +e4acd72a8bf70de439603d0e74e5d18f4af4e1b64bf01f2c5adaf508655656ea PC-379-396-15-C02_DIGITIZER SA TOP.pdf diff --git a/digitizer/make-pads2 b/digitizer/make-pads2 new file mode 100644 index 0000000..cefc59a --- /dev/null +++ b/digitizer/make-pads2 @@ -0,0 +1,15 @@ +#!/bin/sh + +# Run this from the gEDA/scheme directory, wherever that is. +# Maybe /usr/share/gEDA/scheme or $HOME/share/gEDA/scheme. +GNET_PADS=${1:-/usr/share/gEDA/scheme/gnet-pads.scm} +set -e +test -r $GNET_PADS +echo "342d477f483c77fb6ce5bab79a28f1901e1007e4 $GNET_PADS" | sha1sum -c +sed -e 's/pads:/pads2:/' -e 's/define pads /define pads2 /' -e '/package "footprint"/i\ + (display (gnetlist:get-package-attribute package "device") port)\ + (write-char #\\_ port)\ + (display (gnetlist:get-package-attribute package "value") port)\ + (write-char #\\@ port) +' < $GNET_PADS > gnet-pads2.scm +echo "gnet-pads2.scm created OK!" diff --git a/digitizer/merge.py b/digitizer/merge.py new file mode 100644 index 0000000..3c80106 --- /dev/null +++ b/digitizer/merge.py @@ -0,0 +1,52 @@ +# coding: utf + +# pads.csv is the XY file from PADS, translated from .xlsx to .csv using +# LibreOffice (tested: LibreOffice 3.5.4.2 on Debian Wheezy) + +# parts.data is the llrf5 cross-reference file from specifier to orderable +# part number. + +# This Python script merges the two, adding manufacurer and manufacturer part +# to the end of each row. + +import re +exact = {} +apprx = {} +pfile = open('parts.data', 'r').read() +for line in pfile.split('\n'): + a = line.split(':') + # a = re.sub('[Ω+]', '', line).split(':') + if (len(a) is 2): + d0 = re.sub('[Ω+]', '', a[0]) + d = re.sub(' *', ' ', d0) + # print d + exact[d] = a[1].strip() + # PADS name + b = re.sub(' *', ' ', d0).split(' ') + if len(b) > 2: d = b[0]+'_'+b[1]+' '+b[2] + else: d = b[0]+' '+b[1] + # print d + d = d.upper() + # print d+':', a[1].strip() + apprx[d.upper()] = a[1].strip() + +lfile = open('pads.csv', 'r').read() +for line in lfile.split('\n'): + a = line.split(',') + if len(a) < 3: continue + if a[0] == 'PartType': + print line+',Manufacturer,Part' + continue + # Eliminate confusion on SMA vertical + if a[0] == '142-0701-301': + line = re.sub('142-0701-301', '142-0701-201', line) + if a[0] == 'MT230_107_PLT': continue # mounting holes? + if a[0] == 'TP025': continue # test points + if re.search('DNP', a[0]): continue + if a[2] == 'ZXCT1009': a[2] = 'SOT23-3' # total hack + # print a[0],a[2] + d = a[0]+' '+a[2] + order = apprx[d] + # print d, order + o = re.sub(' *', ' ', order).split(' ') + print ','.join([line, o[2], o[0]]) diff --git a/digitizer/netlist_adjust.sed b/digitizer/netlist_adjust.sed new file mode 100644 index 0000000..7fe6001 --- /dev/null +++ b/digitizer/netlist_adjust.sed @@ -0,0 +1,13 @@ +s/_unknown// +s/\+@/@/ +s/Ω// + +s,/,,g +# Getting rid of the "/" is a crude way to remove hierarchy. +# -e '2,/^\*NET\*/s/[.-]/_/g' +# Converting "." and "-" to "_" applies only to line 2 through *NET*, so as not to +# mess with "." that's used as the pin number separator in the netlist proper. + +s/U29U1 LT1763IDE-1.8@DFN-12/U29U1 LT1763IDE-3.3@DFN-12/g +s/U32R1 RESISTOR_422k@0603/U32R1 RESISTOR_191k@0603/g +s/ZXCT1009QFTA@SOT23-3/ZXCT1009QFTA@ZXCT1009/g diff --git a/digitizer/orderable.py b/digitizer/orderable.py new file mode 100644 index 0000000..947e9bb --- /dev/null +++ b/digitizer/orderable.py @@ -0,0 +1,52 @@ +#!/usr/bin/python + +# Big Fat Warning! +# For this program to work right, two files +# gnet-partslist3.scm +# partslist-common.scm +# in the gschem-1.8.2 backend need to be patched, +# so that capacitor dielectric values get printed out. +# See gschem-backend.patch. + +import re +import sys +multiplier = 25 +desc_col = 5 # number of columns in partslist3 containing part descriptions + # unpatched partslist-common.scm produces 3 + +exact = {} +pfile = open('parts.data','r').read() +for line in pfile.split('\n'): + a = line.split(':') + if (len(a) is 2): + d = re.sub(' *',' ',a[0]) + #print d + exact[d]=a[1].strip() + +lfile = open('partslist3.txt','r').read() +bom_line = 1 +for line in lfile.split('\n'): + a = line.split('\t') + if len(a) < desc_col+1: continue + if line[0] == '.': continue + if a[1] == 'DNP': continue + if a[0] == 'TP025': continue # test point + #d = '%s %s %s %s'%(a[0],a[1],a[2],a[3]) + d = ' '.join(a[0:desc_col]) + d = re.sub(' unknown','',d) + if d in exact: + if exact[d] is '': + sys.stderr.write("Warning: need data on %s\n"%d) + pass + else: + #print "OK: found %s"%exact[d] + ee = exact[d].split() + if ee[1][0] != '@': # only Digi-Key items + qty = int(a[desc_col])*multiplier + print bom_line,'\t',ee[1],'\t',qty + #print a[4],ee[1],ee[0],a[0],a[1] + bom_line += 1 + a[0] == ee[0] + else: + sys.stderr.write("Warning: no entry for %s\n"%d) + #print '\t'.join(a) diff --git a/digitizer/parts.data b/digitizer/parts.data new file mode 100644 index 0000000..5557e1d --- /dev/null +++ b/digitizer/parts.data @@ -0,0 +1,80 @@ +CAPACITOR 10pF 0603 NPO: GRM1885C1H100JA01D 490-1403-1-ND Murata +CAPACITOR 16pF 0603 NPO: CL10C160JB8NNNC 1276-1089-1-ND Samsung +CAPACITOR 25pF 0603 NPO: CL10C250JB8NNNC 1276-2244-1-ND Samsung +CAPACITOR 100pF 0402 NPO: C1005C0G1H101F050BA 445-5362-1-ND TDK +CAPACITOR 150pF 0603 NPO: CL10C151JB8NNNC 1276-1280-1-ND Samsung +CAPACITOR 220pF 0402 NPO: GRM1555C1H221JA01D 490-1293-1-ND Murata +CAPACITOR 270pF 0603 NPO: GRM1885C1H271JA01D 490-1437-1-ND Murata +CAPACITOR 1nF 0603 NPO: GRM1885C1H102JA01D 490-1451-1-ND Murata +CAPACITOR 10nF 0603 NPO: C1608C0G1E103J080AA 445-2664-1-ND TDK +CAPACITOR 47nF 0402 X5R: GRM155R71E473KA88D 490-3254-1-ND Murata +CAPACITOR 0.1uF 0402 X5R: GRM155R61A104KA01D 490-1318-1-ND Murata +CAPACITOR 0.1uF 0603 X5R: GRM188R61E104KA01D 490-9654-1-ND Murata +CAPACITOR 1uF 0603 X5R 25V: GRM188R61E105KA12D 490-3897-1-ND Murata +CAPACITOR 2.2uF 0603 Tant-poly: F381A225MMA 478-8725-1-ND AVX +CAPACITOR 10uF 0603 X5R: C1608X5R1A106M080AC 445-6853-1-ND TDK +CAPACITOR 22uF 1206 X5R 25V: GRM31CR61E226KE15L 490-5527-1-ND Murata +CAPACITOR 22uF 2917 Al-Poly: EEF-CD1B220R PCE3168CT-ND Panasonic +CAPACITOR 47uF 1206 X5R: GRM31CR61A476ME15L 490-5528-1-ND Murata +RESISTOR 0Ω 0603: ERJ-3GEY0R00V P0.0GCT-ND Panasonic +RESISTOR 0.1Ω 0603: RUW1608FR100CS 1276-6155-1-ND Samsung +RESISTOR 0.1Ω 1206: RUW3216FR100CS 1276-6187-1-ND Samsung +RESISTOR 4.99Ω 0603: RC0603FR-074R99L 311-4.99HRCT-ND Yageo +RESISTOR 49.9Ω 0603: RC0603FR-0749R9L 311-49.9HRCT-ND Yageo +RESISTOR 68.1Ω 0402: ERJ-2RKF68R1X P68.1LCT-ND Panasonic +RESISTOR 100Ω 0603: RC0603FR-07100RL 311-100HRCT-ND Yageo +RESISTOR 150Ω 0603: RC0603FR-07150RL 311-150HRCT-ND Yageo +RESISTOR 200Ω 0603: RR0816P-201-D RR08P200DCT-ND Susumu +RESISTOR 221Ω 0603: RC0603FR-07221RL 311-221HRCT-ND Yageo +RESISTOR 287Ω 0603: RC0603FR-07287RL 311-287HRCT-ND Yageo +RESISTOR 475Ω 0603: RC0603FR-07475RL 311-475HRCT-ND Yageo +RESISTOR 1kΩ 0603: RC0603FR-071KL 311-1.00KHRCT-ND Yageo +RESISTOR 4.42kΩ 0603: RC0603FR-074K42L 311-4.42KHRCT-ND Yageo +RESISTOR 4.75kΩ 0603: RC0603FR-074K75L 311-4.75KHRCT-ND Yageo +RESISTOR 10.0kΩ 0603: MCT0603MD1002DP500 MCT0603-10K-MDCT-ND Vishay +RESISTOR 11.5kΩ 0603: RC0603FR-0711K5L 311-11.5KHRCT-ND Yageo +RESISTOR 12.1kΩ 0603: RC0603FR-0712K1L 311-12.1KHRCT-ND Yageo +RESISTOR 22.0kΩ 0603: RC0603FR-0722KL 311-22.0KHRCT-ND Yageo +RESISTOR 49.9kΩ 0603: RC0603FR-0749K9L 311-49.9KHRCT-ND Yageo +RESISTOR 191kΩ 0603: RC0603FR-07191KL 311-191KHRCT-ND Yageo +RESISTOR 220kΩ 0603: RC0603FR-07220KL 311-220KHRCT-ND Yageo +RESISTOR 422kΩ 0603: RC0603FR-07422KL 311-422KHRCT-ND Yageo +INDUCTOR 47nH 0603: MLF1608D47NMTA00 445-1000-1-ND TDK +INDUCTOR 470nH 1210: LQH32PNR47NN0L 490-5333-1-ND Murata +INDUCTOR 10uH IND-7mm: 74477710 732-1200-1-ND Wurth +INDUCTOR 120Ω 0603: BLM18AG121SN1D 490-1011-1-ND Murata +INDUCTOR 600Ω 0805: 742792040 732-1620-1-ND Wurth +LED Green LED_0603: APT1608CGCK 754-1116-1-ND Kingbright +THERMISTOR 10kΩ 0603: NCP18XH103F03RB 490-4800-1-ND Murata +142-0701-301 SMA-RA: 142-0701-201 J500-ND Cinch +HDMI_RECEPT HDMI_RA: 10029449-111RLF 609-4614-1-ND FCI +74AVC4T245 TSSOP-16: SN74AVC4T245PWR 296-18056-1-ND TI +74LVC8T245 TSSOP-24: SN74LVC8T245PWR 296-18593-1-ND TI +961102-6404-AR HEADER_2: 961102-6404-AR 3M9447-ND 3M +AD7794BRUZ TSSOP24: AD7794BRUZ-ND AD7794BRUZ-ND Analog +AD8361ARMZ MSOP-8: AD8361ARMZ AD8361ARMZ-ND Analog +ADL5501AKSZ SC-70: ADL5501AKSZ ADL5501AKSZ-R7CT-ND Analog +AD9653BCPZ-125 LFCSP_WQ48: AD9653BCPZ-125 AD9653BCPZ-125-ND Analog +AD9781BCPZ QFP72EP: AD9781BCPZ AD9781BCPZ-ND Analog +AMC7823IRTAT QFN40: AMC7823IRTAT 296-18680-1-ND TI +ASP-134604-01 FMC_LPC_MEZ: ASP-134604-01 79X1317@Newark Samtec +AT24C64D-SSHM SOIC-8: AT24C64D-SSHM-T AT24C64D-SSHM-TCT-ND Atmel +BAT54W SOT323: BAT54W-7-F BAT54W-FDICT-ND Diodes +FDN335N SOT-23-3: FDN335N FDN335NCT-ND Fairchild +LMK01801BISQE QFP48EP: LMK01801BISQE 296-40276-1-ND TI +LT6233CS6 SOT23-6: LT6233CS6#TRMPBF LT6233CS6#TRMPBFCT-ND Linear +LT1763IDE-1.8 DFN-12: LT1763IDE-1.8#PBF LT1763IDE-1.8#PBF-ND Linear +LT1763IDE-3.3 DFN-12: LT1763IDE-3.3#PBF LT1763IDE-3.3#PBF-ND Linear +LTC6655CHLS8-2.5 LS8: LTC6655CHLS8-2.5#PBF LTC6655CHLS8-2.5#PBF-ND Linear +PBSS4230T SOT23-3: PBSS4230T,215 568-4155-1-ND NXP +PPPC062LJBN-RC HDR_6x2: PPPC062LJBN-RC S5559-ND Sullins +PPPC072LJBN-RC HDR_7x2: PPPC072LJBN-RC S5560-ND Sullins +SPU0410HR5H SPU0410HR5H: SPU0410HR5H-PB 423-1138-1-ND Knowles +TCM4-19+ AT224: TCM4-19+ @MiniCircuits MiniCircuits +TCM2-43X+ DB1627: TCM2-43X+ @MiniCircuits MiniCircuits +TCP-2-33W+ DB1627: TCP-2-33W+ @MiniCircuits MiniCircuits +TPS62110 QFN16EP2: TPS62110RSAR 296-24839-1-ND TI +U.FL-R-SMT hirose-UFL: U.FL-R-SMT(10) H9161CT-ND Hirose +FCI_20021121-00020C4LF FCI_20021121-00020C4LF: 20021121-00020C4LF 609-3698-1-ND Amphenol +ZXCT1009QFTA SOT23-3: ZXCT1009QFTA ZXCT1009QFTADICT-ND Diodes +KX023-1025 LGA-16: KX023-1025-FR 1191-1039-1-ND Kionix diff --git a/digitizer/project.gsch2pcb b/digitizer/project.gsch2pcb new file mode 100644 index 0000000..75dade7 --- /dev/null +++ b/digitizer/project.gsch2pcb @@ -0,0 +1,3 @@ +schematics digitizer.sch +output-name digitizer +elements-dir ../footprint diff --git a/digitizer/qr_gen.py b/digitizer/qr_gen.py new file mode 100644 index 0000000..6e77620 --- /dev/null +++ b/digitizer/qr_gen.py @@ -0,0 +1,91 @@ +import numpy +import qrtools +import scipy.ndimage +import os + +def qrpng2pcbpoly(qrpngfilename, x0=9600, y0=3200): + im = scipy.ndimage.imread(qrpngfilename, flatten=True) + ymax, xmax = im.shape + y, x = numpy.where(im == 255) + x0 = x0 - 450 + y0 = y0 + 430 + step = 14 + polygons = [] + for ix, xvalue in enumerate(x): + x1 = x0+xvalue*step + x2 = x0+xvalue*step+step + y1 = y0-(ymax-y[ix])*step + y2 = y0-(ymax-y[ix])*step+step + polygons.append(''' Polygon("clearpoly") + ( + [%.2fmil %.2fmil] [%.2fmil %.2fmil] [%.2fmil %.2fmil] [%.2fmil %.2fmil] + )''' % (x1, y1, x2, y1, x2, y2, x1, y2)) + return '\n'.join(polygons) + +# String length limits for Version 2 (25x25), assuming "Alphanumeric" encoding: +# level='S' 40 +# level='M' 28 +# level='Q' 22 +def qrgen(string, level='M'): + print("qrgen: " + string) + qr = qrtools.QR(string, pixel_size=1, margin_size=2, level=level) + qr.encode(string) + return string+'.png' + +def pcbstring(x, y, size, s): + return ''' + Text[%3.2fmil %3.2fmil 0 %d "%s" "clearline"]''' % (x, y, size, s) + +def pcbstrings(l): + return "".join([pcbstring(*ll) for ll in l]) + +def munge_size(l, xmax, ymax): + if l[0:7] == 'PCB["" ': + return 'PCB["" %.2fmil %.2fmil]' % (xmax, ymax) + else: + return l + +def get_template(xmax=12000, ymax=10000): + with open("template.pcb", "r") as f: + template = f.read() + lines = template.split('\n') + return "\n".join([munge_size(l, xmax=xmax, ymax=ymax) for l in lines]) + + +def pcbfile(silk, template): + return template + '''Layer(10 "top silk" "silk") +( +'''+silk+''' +)''' + +def infopcb(lines, sn, x0=9600, y0=3200): + line_break = lines.split('\n') + return pcbstrings([ + (x0, y0+0, 110, line_break[0]), + (x0, y0+70, 110, line_break[1]), + (x0, y0+140, 110, line_break[2]), + (x0, y0+210, 200, 'S'), + (x0, y0+320, 200, 'N'), + (x0+100, y0+180, 500, '%03d' % sn)]) + +def oneboard(gerber_name="a.gbr", sn=1, qr_string="TEST 1", desc_string="", x0=3900, y0=1200, level="M", template="", lines=""): + polys = qrpng2pcbpoly(qrgen(qr_string, level=level), x0=x0, y0=y0) + pcbstr = pcbfile(silk=infopcb(lines, sn, x0=x0, y0=y0)+polys, template=template) + pcb_name = 'test' + with open(pcb_name+'.pcb', 'w') as f: + f.write(pcbstr) + f.close() + os.system('pcb -x gerber %s.pcb && mv %s.%s.gbr %s' % (pcb_name, pcb_name, 'topsilk', gerber_name)) + + +if __name__ == "__main__": + setup = [3900, 7450, 'qr_sn_%03d.gbr', 'LBNL DIGITIZER V1.1 SN %03d', 'M', 'LBNL Digitizer\nLCLS-II LLRF\nRevision 1.1'] + # setup = [10000, 5360, 'qr_dn_sn_%03d.gbr', 'FNAL DOWNCVT REV C SN %03d', 'M', 'FNAL DOWNCVT\nLCLS-II LLRF\nRev C'] + # setup = [6900, 2300, 'qr_up_sn_%03d.gbr', 'FNAL UPCVT REV C SN %03d', 'M', 'FNAL UPCVT\nLCLS-II LLRF\nRev C'] + x0, y0, gerber_base, qr_base, level, lines = setup + template = get_template(xmax=x0+1000, ymax=y0+1000) + for sn in range(32, 57): + gerber_name = gerber_base % sn + qr_string = qr_base % sn + desc_string = '' + oneboard(gerber_name=gerber_name, sn=sn, qr_string=qr_string, desc_string=desc_string, x0=x0, y0=0, level=level, template=template, lines=lines) diff --git a/digitizer/rules.mk b/digitizer/rules.mk new file mode 100644 index 0000000..72967d7 --- /dev/null +++ b/digitizer/rules.mk @@ -0,0 +1,76 @@ +TOP := $(dir $(abspath $(lastword $(MAKEFILE_LIST)))) +GAF_VERSION := $(shell gaf --version 2>/dev/null) + +FOOTGEN_DIR = $(TOP)submodule/geda_library/footprint +DJBOXSYM_DIR = $(TOP)submodule/geda_library/symbol +SCRIPT_DIR = /usr/share/gEDA/scheme/ +#$(TOP)script + +# AUTHOR=`git log --pretty="%an" -1 logen.sch`; sed -e 's/\$Author\$/'"$AUTHOR"'/g' logen.sch > logen_git.sch +GIT_AUTHOR_CMD = git log --pretty="%an" +GIT_DATE_CMD = git log --pretty="%ad" --date=short +GIT_REV_CMD = git log --pretty="%h" + +.PHONY: all clean geda_lib clean_dep +#$(FOOTGEN_DIR)/elements: +# make -C $(FOOTGEN_DIR) + +%_bom.txt: %.sch + gnetlist -g bom -Oattribs=refdes,device,value,footprint,description,vendor,vendor_id,price $< -o $@ + +%_partslist3.txt: %.sch + gnetlist -g partslist3 -Oattribs=refdes,device,value,footprint,description,vendor,vendor_id,price $< -o $@ + +%_bom2.txt: %.sch + gnetlist -g bom2 -Oattribs=refdes,device,value,footprint,description,vendor,vendor_id,price $< -o $@ + +%_gbr.tar.gz: %.pcb + mkdir -p gbr + pcb -x gerber --gerberfile gbr/$*_gbr $< + tar zcvf $@ gbr/ + rm -rf gbr + +%.eps: %.pcb + pcb -x eps --eps-file $@ +%.ps: %.pcb + pcb -x ps --psfile $@ $< +%.pdf: %.ps + ps2pdf $< + +%.eps: %.m + octave -q $< +%.pdf: %.eps + ps2pdf -dEPSCrop $< $@ + +ifdef GAF_VERSION +%_sch.pdf: %_git.sch + refdes_renum $< + gaf export -o $@ $< +else +%_sch.pdf: %_sch.ps + ps2pdf $< $@ +%_sch.ps: %_git.sch + gschem -p -o $(notdir $@) -s $(SCRIPT_DIR)/print.scm $< +endif + + +%.cas: %.sch + gnetlist -g cascade -o $@ $< + +%_git.sch: %.sch + FST_AUTHOR=`$(GIT_AUTHOR_CMD) $< | tail -n 1`; \ + FST_DATE=`$(GIT_DATE_CMD) $< | tail -n 1`; \ + LST_AUTHOR=`$(GIT_AUTHOR_CMD) -1 $<`; \ + LST_DATE=`$(GIT_DATE_CMD) -1 $<`; \ + LST_REV=`$(GIT_REV_CMD) -1 $<`; \ + sed -e 's/\$$LastAuthor\$$/'"$$LST_AUTHOR"'/g;s/\$$LastDate\$$/'"$$LST_DATE"'/g;s/\$$Revision\$$/'"$$LST_REV"'/g;s/\$$FirstDate\$$/'"$$FST_DATE"'/g;s/\$$FirstAuthor\$$/'"$$FST_AUTHOR"'/g;s#\$$FileName\$$#$<#g' $< > $@ + +geda_lib: + make -C $(FOOTGEN_DIR) + make -C $(DJBOXSYM_DIR) + +%.sym: %.symdef + $(TOP)submodule/geda_library/script/djboxsym $< > $@ + +clean: clean_dep + rm -f *~ *- $(TARGET) $(CLEAN) diff --git a/digitizer/schem.index b/digitizer/schem.index new file mode 100644 index 0000000..50afe6b --- /dev/null +++ b/digitizer/schem.index @@ -0,0 +1,23 @@ +(Typed in by hand, could have a couple of typos) + +Top levels, part refdes are as given: +digitizer_01_adda.sch +digitizer_02_fmc.sch +digitizer_03_housekeeping.sch +digitizer_04_power.sch + +Sublevels, each part refdes has a prefix based on their instantiation: +digitizer_05_se2diff.sch + instantiated from p.1 as U5, U6, U7, U8, U9, U10, U11, U12 +digitizer_06_diff2se.sch + instantiated from p.1 as U13, U14 +digitizer_07_thermo_bridge.sch + instantiated from p.3 as U19, U20, U21, U22 +digitizer_08_LDO-B.sch + instantiated from p.4 as U35 +digitizer_09_LT6655-ref.sch + instantiated from p.4 as U31 +digitizer_10_TPS62210-ps.sch + instantiated from p.4 as U32, U33 +digitizer_11_LT1763-ps.sch + instantiated from p.4 as U29, U36 diff --git a/digitizer/template.pcb b/digitizer/template.pcb new file mode 100644 index 0000000..e2c3a44 --- /dev/null +++ b/digitizer/template.pcb @@ -0,0 +1,787 @@ +# release: pcb 1.99z + +# To read pcb files, the pcb version (or the git source date) must be >= the file version +FileVersion[20091103] + +PCB["" 5236.11mil 9638.89mil] + +Grid[10.00mil 0.0000 0.0000 0] +PolyArea[3100.006200] +Thermal[0.500000] +DRC[10.00mil 10.00mil 10.00mil 5.00mil 15.00mil 10.00mil] +Flags("nameonpcb,uniquename,clearnew,snappin") +Groups("1,c:2:3:4:5:6,s:7:8") +Styles["Signal,10.00mil,36.00mil,20.00mil,10.00mil:Power,25.00mil,60.00mil,35.00mil,10.00mil:Fat,40.00mil,60.00mil,35.00mil,10.00mil:Skinny,6.00mil,24.02mil,11.81mil,6.00mil"] + +Symbol[' ' 18.00mil] +( +) +Symbol['!' 12.00mil] +( + SymbolLine[0.0000 45.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 0.0000 35.00mil 8.00mil] +) +Symbol['"' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 20.00mil 8.00mil] + SymbolLine[10.00mil 10.00mil 10.00mil 20.00mil 8.00mil] +) +Symbol['#' 12.00mil] +( + SymbolLine[0.0000 35.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[0.0000 25.00mil 20.00mil 25.00mil 8.00mil] + SymbolLine[15.00mil 20.00mil 15.00mil 40.00mil 8.00mil] + SymbolLine[5.00mil 20.00mil 5.00mil 40.00mil 8.00mil] +) +Symbol['$' 12.00mil] +( + SymbolLine[15.00mil 15.00mil 20.00mil 20.00mil 8.00mil] + SymbolLine[5.00mil 15.00mil 15.00mil 15.00mil 8.00mil] + SymbolLine[0.0000 20.00mil 5.00mil 15.00mil 8.00mil] + SymbolLine[0.0000 20.00mil 0.0000 25.00mil 8.00mil] + SymbolLine[0.0000 25.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[15.00mil 45.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[5.00mil 45.00mil 15.00mil 45.00mil 8.00mil] + SymbolLine[0.0000 40.00mil 5.00mil 45.00mil 8.00mil] + SymbolLine[10.00mil 10.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['%' 12.00mil] +( + SymbolLine[0.0000 15.00mil 0.0000 20.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 10.00mil 10.00mil 8.00mil] + SymbolLine[10.00mil 10.00mil 15.00mil 15.00mil 8.00mil] + SymbolLine[15.00mil 15.00mil 15.00mil 20.00mil 8.00mil] + SymbolLine[10.00mil 25.00mil 15.00mil 20.00mil 8.00mil] + SymbolLine[5.00mil 25.00mil 10.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 20.00mil 5.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 40.00mil 10.00mil 8.00mil] + SymbolLine[35.00mil 50.00mil 40.00mil 45.00mil 8.00mil] + SymbolLine[40.00mil 40.00mil 40.00mil 45.00mil 8.00mil] + SymbolLine[35.00mil 35.00mil 40.00mil 40.00mil 8.00mil] + SymbolLine[30.00mil 35.00mil 35.00mil 35.00mil 8.00mil] + SymbolLine[25.00mil 40.00mil 30.00mil 35.00mil 8.00mil] + SymbolLine[25.00mil 40.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[25.00mil 45.00mil 30.00mil 50.00mil 8.00mil] + SymbolLine[30.00mil 50.00mil 35.00mil 50.00mil 8.00mil] +) +Symbol['&' 12.00mil] +( + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 25.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 15.00mil 20.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[10.00mil 50.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[0.0000 25.00mil 25.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 10.00mil 10.00mil 8.00mil] + SymbolLine[10.00mil 10.00mil 15.00mil 15.00mil 8.00mil] + SymbolLine[15.00mil 15.00mil 15.00mil 20.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] +) +Symbol[''' 12.00mil] +( + SymbolLine[0.0000 20.00mil 10.00mil 10.00mil 8.00mil] +) +Symbol['(' 12.00mil] +( + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 45.00mil 8.00mil] +) +Symbol[')' 12.00mil] +( + SymbolLine[0.0000 10.00mil 5.00mil 15.00mil 8.00mil] + SymbolLine[5.00mil 15.00mil 5.00mil 45.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 5.00mil 45.00mil 8.00mil] +) +Symbol['*' 12.00mil] +( + SymbolLine[0.0000 20.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[0.0000 40.00mil 20.00mil 20.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 20.00mil 10.00mil 40.00mil 8.00mil] +) +Symbol['+' 12.00mil] +( + SymbolLine[0.0000 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 20.00mil 10.00mil 40.00mil 8.00mil] +) +Symbol[',' 12.00mil] +( + SymbolLine[0.0000 60.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['-' 12.00mil] +( + SymbolLine[0.0000 30.00mil 20.00mil 30.00mil 8.00mil] +) +Symbol['.' 12.00mil] +( + SymbolLine[0.0000 50.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['/' 12.00mil] +( + SymbolLine[0.0000 45.00mil 30.00mil 15.00mil 8.00mil] +) +Symbol['0' 12.00mil] +( + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 40.00mil 20.00mil 20.00mil 8.00mil] +) +Symbol['1' 12.00mil] +( + SymbolLine[0.0000 18.00mil 8.00mil 10.00mil 8.00mil] + SymbolLine[8.00mil 10.00mil 8.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 15.00mil 50.00mil 8.00mil] +) +Symbol['2' 12.00mil] +( + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[20.00mil 10.00mil 25.00mil 15.00mil 8.00mil] + SymbolLine[25.00mil 15.00mil 25.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 25.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 25.00mil 50.00mil 8.00mil] +) +Symbol['3' 12.00mil] +( + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 28.00mil 15.00mil 28.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 20.00mil 23.00mil 8.00mil] + SymbolLine[20.00mil 33.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 33.00mil 15.00mil 28.00mil 8.00mil] + SymbolLine[20.00mil 23.00mil 15.00mil 28.00mil 8.00mil] +) +Symbol['4' 12.00mil] +( + SymbolLine[0.0000 35.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 25.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 10.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['5' 12.00mil] +( + SymbolLine[0.0000 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 0.0000 30.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 25.00mil 8.00mil] + SymbolLine[5.00mil 25.00mil 15.00mil 25.00mil 8.00mil] + SymbolLine[15.00mil 25.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['6' 12.00mil] +( + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 28.00mil 20.00mil 33.00mil 8.00mil] + SymbolLine[0.0000 28.00mil 15.00mil 28.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 33.00mil 20.00mil 45.00mil 8.00mil] +) +Symbol['7' 12.00mil] +( + SymbolLine[5.00mil 50.00mil 25.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 25.00mil 10.00mil 8.00mil] +) +Symbol['8' 12.00mil] +( + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 37.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 37.00mil 7.00mil 30.00mil 8.00mil] + SymbolLine[7.00mil 30.00mil 13.00mil 30.00mil 8.00mil] + SymbolLine[13.00mil 30.00mil 20.00mil 37.00mil 8.00mil] + SymbolLine[20.00mil 37.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 23.00mil 7.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 23.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 20.00mil 23.00mil 8.00mil] + SymbolLine[13.00mil 30.00mil 20.00mil 23.00mil 8.00mil] +) +Symbol['9' 12.00mil] +( + SymbolLine[5.00mil 50.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 25.00mil 8.00mil] + SymbolLine[0.0000 25.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 20.00mil 30.00mil 8.00mil] +) +Symbol[':' 12.00mil] +( + SymbolLine[0.0000 25.00mil 5.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 35.00mil 8.00mil] +) +Symbol[';' 12.00mil] +( + SymbolLine[0.0000 50.00mil 10.00mil 40.00mil 8.00mil] + SymbolLine[10.00mil 25.00mil 10.00mil 30.00mil 8.00mil] +) +Symbol['<' 12.00mil] +( + SymbolLine[0.0000 30.00mil 10.00mil 20.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 10.00mil 40.00mil 8.00mil] +) +Symbol['=' 12.00mil] +( + SymbolLine[0.0000 25.00mil 20.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 20.00mil 35.00mil 8.00mil] +) +Symbol['>' 12.00mil] +( + SymbolLine[0.0000 20.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 40.00mil 10.00mil 30.00mil 8.00mil] +) +Symbol['?' 12.00mil] +( + SymbolLine[10.00mil 30.00mil 10.00mil 35.00mil 8.00mil] + SymbolLine[10.00mil 45.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 20.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 20.00mil 20.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 20.00mil 20.00mil 8.00mil] +) +Symbol['@' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 40.00mil 8.00mil] + SymbolLine[0.0000 40.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[10.00mil 50.00mil 40.00mil 50.00mil 8.00mil] + SymbolLine[50.00mil 35.00mil 50.00mil 10.00mil 8.00mil] + SymbolLine[50.00mil 10.00mil 40.00mil 0.0000 8.00mil] + SymbolLine[40.00mil 0.0000 10.00mil 0.0000 8.00mil] + SymbolLine[10.00mil 0.0000 0.0000 10.00mil 8.00mil] + SymbolLine[15.00mil 20.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 30.00mil 35.00mil 8.00mil] + SymbolLine[30.00mil 35.00mil 35.00mil 30.00mil 8.00mil] + SymbolLine[35.00mil 30.00mil 40.00mil 35.00mil 8.00mil] + SymbolLine[35.00mil 30.00mil 35.00mil 15.00mil 8.00mil] + SymbolLine[35.00mil 20.00mil 30.00mil 15.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 30.00mil 15.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 15.00mil 20.00mil 8.00mil] + SymbolLine[40.00mil 35.00mil 50.00mil 35.00mil 8.00mil] +) +Symbol['A' 12.00mil] +( + SymbolLine[0.0000 20.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 20.00mil 7.00mil 10.00mil 8.00mil] + SymbolLine[7.00mil 10.00mil 18.00mil 10.00mil 8.00mil] + SymbolLine[18.00mil 10.00mil 25.00mil 20.00mil 8.00mil] + SymbolLine[25.00mil 20.00mil 25.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 25.00mil 30.00mil 8.00mil] +) +Symbol['B' 12.00mil] +( + SymbolLine[0.0000 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 50.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[25.00mil 33.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 28.00mil 25.00mil 33.00mil 8.00mil] + SymbolLine[5.00mil 28.00mil 20.00mil 28.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[20.00mil 10.00mil 25.00mil 15.00mil 8.00mil] + SymbolLine[25.00mil 15.00mil 25.00mil 23.00mil 8.00mil] + SymbolLine[20.00mil 28.00mil 25.00mil 23.00mil 8.00mil] +) +Symbol['C' 12.00mil] +( + SymbolLine[7.00mil 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 43.00mil 7.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 17.00mil 0.0000 43.00mil 8.00mil] + SymbolLine[0.0000 17.00mil 7.00mil 10.00mil 8.00mil] + SymbolLine[7.00mil 10.00mil 20.00mil 10.00mil 8.00mil] +) +Symbol['D' 12.00mil] +( + SymbolLine[5.00mil 10.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[18.00mil 10.00mil 25.00mil 17.00mil 8.00mil] + SymbolLine[25.00mil 17.00mil 25.00mil 43.00mil 8.00mil] + SymbolLine[18.00mil 50.00mil 25.00mil 43.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 18.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 18.00mil 10.00mil 8.00mil] +) +Symbol['E' 12.00mil] +( + SymbolLine[0.0000 28.00mil 15.00mil 28.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 20.00mil 10.00mil 8.00mil] +) +Symbol['F' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 28.00mil 15.00mil 28.00mil 8.00mil] +) +Symbol['G' 12.00mil] +( + SymbolLine[20.00mil 10.00mil 25.00mil 15.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 50.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[25.00mil 35.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 25.00mil 35.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 20.00mil 30.00mil 8.00mil] +) +Symbol['H' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[25.00mil 10.00mil 25.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 25.00mil 30.00mil 8.00mil] +) +Symbol['I' 12.00mil] +( + SymbolLine[0.0000 10.00mil 10.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['J' 12.00mil] +( + SymbolLine[7.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 15.00mil 45.00mil 8.00mil] + SymbolLine[10.00mil 50.00mil 15.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 0.0000 40.00mil 8.00mil] +) +Symbol['K' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['L' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['M' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 30.00mil 10.00mil 8.00mil] + SymbolLine[30.00mil 10.00mil 30.00mil 50.00mil 8.00mil] +) +Symbol['N' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 25.00mil 50.00mil 8.00mil] + SymbolLine[25.00mil 10.00mil 25.00mil 50.00mil 8.00mil] +) +Symbol['O' 12.00mil] +( + SymbolLine[0.0000 15.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['P' 12.00mil] +( + SymbolLine[5.00mil 10.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[20.00mil 10.00mil 25.00mil 15.00mil 8.00mil] + SymbolLine[25.00mil 15.00mil 25.00mil 25.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 25.00mil 25.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 20.00mil 30.00mil 8.00mil] +) +Symbol['Q' 12.00mil] +( + SymbolLine[0.0000 15.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[15.00mil 10.00mil 20.00mil 15.00mil 8.00mil] + SymbolLine[20.00mil 15.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[10.00mil 50.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[10.00mil 35.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['R' 12.00mil] +( + SymbolLine[0.0000 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[20.00mil 10.00mil 25.00mil 15.00mil 8.00mil] + SymbolLine[25.00mil 15.00mil 25.00mil 25.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 25.00mil 25.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[13.00mil 30.00mil 25.00mil 50.00mil 8.00mil] +) +Symbol['S' 12.00mil] +( + SymbolLine[20.00mil 10.00mil 25.00mil 15.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 15.00mil 0.0000 25.00mil 8.00mil] + SymbolLine[0.0000 25.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 25.00mil 35.00mil 8.00mil] + SymbolLine[25.00mil 35.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 50.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['T' 12.00mil] +( + SymbolLine[0.0000 10.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[10.00mil 10.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['U' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 10.00mil 20.00mil 45.00mil 8.00mil] +) +Symbol['V' 12.00mil] +( + SymbolLine[0.0000 10.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[10.00mil 50.00mil 20.00mil 10.00mil 8.00mil] +) +Symbol['W' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 30.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 25.00mil 50.00mil 8.00mil] + SymbolLine[25.00mil 50.00mil 30.00mil 30.00mil 8.00mil] + SymbolLine[30.00mil 30.00mil 30.00mil 10.00mil 8.00mil] +) +Symbol['X' 12.00mil] +( + SymbolLine[0.0000 50.00mil 25.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 25.00mil 50.00mil 8.00mil] +) +Symbol['Y' 12.00mil] +( + SymbolLine[0.0000 10.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 20.00mil 10.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['Z' 12.00mil] +( + SymbolLine[0.0000 10.00mil 25.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 25.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 25.00mil 50.00mil 8.00mil] +) +Symbol['[' 12.00mil] +( + SymbolLine[0.0000 10.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['\' 12.00mil] +( + SymbolLine[0.0000 15.00mil 30.00mil 45.00mil 8.00mil] +) +Symbol[']' 12.00mil] +( + SymbolLine[0.0000 10.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['^' 12.00mil] +( + SymbolLine[0.0000 15.00mil 5.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 10.00mil 10.00mil 15.00mil 8.00mil] +) +Symbol['_' 12.00mil] +( + SymbolLine[0.0000 50.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['a' 12.00mil] +( + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 45.00mil 25.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] +) +Symbol['b' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] +) +Symbol['c' 12.00mil] +( + SymbolLine[5.00mil 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['d' 12.00mil] +( + SymbolLine[20.00mil 10.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] +) +Symbol['e' 12.00mil] +( + SymbolLine[5.00mil 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[0.0000 40.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[20.00mil 40.00mil 20.00mil 35.00mil 8.00mil] +) +Symbol['f' 10.00mil] +( + SymbolLine[5.00mil 15.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 15.00mil 10.00mil 10.00mil 8.00mil] + SymbolLine[10.00mil 10.00mil 15.00mil 10.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 10.00mil 30.00mil 8.00mil] +) +Symbol['g' 12.00mil] +( + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[0.0000 60.00mil 5.00mil 65.00mil 8.00mil] + SymbolLine[5.00mil 65.00mil 15.00mil 65.00mil 8.00mil] + SymbolLine[15.00mil 65.00mil 20.00mil 60.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 20.00mil 60.00mil 8.00mil] +) +Symbol['h' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['i' 10.00mil] +( + SymbolLine[0.0000 20.00mil 0.0000 21.00mil 10.00mil] + SymbolLine[0.0000 35.00mil 0.0000 50.00mil 8.00mil] +) +Symbol['j' 10.00mil] +( + SymbolLine[5.00mil 20.00mil 5.00mil 21.00mil 10.00mil] + SymbolLine[5.00mil 35.00mil 5.00mil 60.00mil 8.00mil] + SymbolLine[0.0000 65.00mil 5.00mil 60.00mil 8.00mil] +) +Symbol['k' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 10.00mil 25.00mil 8.00mil] +) +Symbol['l' 10.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['m' 12.00mil] +( + SymbolLine[5.00mil 35.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 35.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 25.00mil 30.00mil 8.00mil] + SymbolLine[25.00mil 30.00mil 30.00mil 30.00mil 8.00mil] + SymbolLine[30.00mil 30.00mil 35.00mil 35.00mil 8.00mil] + SymbolLine[35.00mil 35.00mil 35.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 35.00mil 8.00mil] +) +Symbol['n' 12.00mil] +( + SymbolLine[5.00mil 35.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 35.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 35.00mil 8.00mil] +) +Symbol['o' 12.00mil] +( + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['p' 12.00mil] +( + SymbolLine[5.00mil 35.00mil 5.00mil 65.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 35.00mil 8.00mil] + SymbolLine[5.00mil 35.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 25.00mil 35.00mil 8.00mil] + SymbolLine[25.00mil 35.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 50.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[10.00mil 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 45.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['q' 12.00mil] +( + SymbolLine[20.00mil 35.00mil 20.00mil 65.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 15.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] +) +Symbol['r' 12.00mil] +( + SymbolLine[5.00mil 35.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 35.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 35.00mil 8.00mil] +) +Symbol['s' 12.00mil] +( + SymbolLine[5.00mil 50.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 50.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 40.00mil 25.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 40.00mil 20.00mil 40.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 40.00mil 8.00mil] + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 25.00mil 35.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] +) +Symbol['t' 10.00mil] +( + SymbolLine[5.00mil 10.00mil 5.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 45.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 25.00mil 10.00mil 25.00mil 8.00mil] +) +Symbol['u' 12.00mil] +( + SymbolLine[0.0000 30.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 20.00mil 45.00mil 8.00mil] +) +Symbol['v' 12.00mil] +( + SymbolLine[0.0000 30.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['w' 12.00mil] +( + SymbolLine[0.0000 30.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 10.00mil 50.00mil 8.00mil] + SymbolLine[10.00mil 50.00mil 15.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 30.00mil 15.00mil 45.00mil 8.00mil] + SymbolLine[15.00mil 45.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 50.00mil 25.00mil 50.00mil 8.00mil] + SymbolLine[25.00mil 50.00mil 30.00mil 45.00mil 8.00mil] + SymbolLine[30.00mil 30.00mil 30.00mil 45.00mil 8.00mil] +) +Symbol['x' 12.00mil] +( + SymbolLine[0.0000 30.00mil 20.00mil 50.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 20.00mil 30.00mil 8.00mil] +) +Symbol['y' 12.00mil] +( + SymbolLine[0.0000 30.00mil 0.0000 45.00mil 8.00mil] + SymbolLine[0.0000 45.00mil 5.00mil 50.00mil 8.00mil] + SymbolLine[20.00mil 30.00mil 20.00mil 60.00mil 8.00mil] + SymbolLine[15.00mil 65.00mil 20.00mil 60.00mil 8.00mil] + SymbolLine[5.00mil 65.00mil 15.00mil 65.00mil 8.00mil] + SymbolLine[0.0000 60.00mil 5.00mil 65.00mil 8.00mil] + SymbolLine[5.00mil 50.00mil 15.00mil 50.00mil 8.00mil] + SymbolLine[15.00mil 50.00mil 20.00mil 45.00mil 8.00mil] +) +Symbol['z' 12.00mil] +( + SymbolLine[0.0000 30.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 20.00mil 30.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 20.00mil 50.00mil 8.00mil] +) +Symbol['{' 12.00mil] +( + SymbolLine[5.00mil 15.00mil 10.00mil 10.00mil 8.00mil] + SymbolLine[5.00mil 15.00mil 5.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 25.00mil 8.00mil] + SymbolLine[0.0000 30.00mil 5.00mil 35.00mil 8.00mil] + SymbolLine[5.00mil 35.00mil 5.00mil 45.00mil 8.00mil] + SymbolLine[5.00mil 45.00mil 10.00mil 50.00mil 8.00mil] +) +Symbol['|' 12.00mil] +( + SymbolLine[0.0000 10.00mil 0.0000 50.00mil 8.00mil] +) +Symbol['}' 12.00mil] +( + SymbolLine[0.0000 10.00mil 5.00mil 15.00mil 8.00mil] + SymbolLine[5.00mil 15.00mil 5.00mil 25.00mil 8.00mil] + SymbolLine[5.00mil 25.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 35.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 35.00mil 5.00mil 45.00mil 8.00mil] + SymbolLine[0.0000 50.00mil 5.00mil 45.00mil 8.00mil] +) +Symbol['~' 12.00mil] +( + SymbolLine[0.0000 35.00mil 5.00mil 30.00mil 8.00mil] + SymbolLine[5.00mil 30.00mil 10.00mil 30.00mil 8.00mil] + SymbolLine[10.00mil 30.00mil 15.00mil 35.00mil 8.00mil] + SymbolLine[15.00mil 35.00mil 20.00mil 35.00mil 8.00mil] + SymbolLine[20.00mil 35.00mil 25.00mil 30.00mil 8.00mil] +)