Skip to content

Latest commit

 

History

History
25 lines (14 loc) · 655 Bytes

File metadata and controls

25 lines (14 loc) · 655 Bytes

Handwritten Digit Recognition Painter

A handwritten digit recognition painter implementation on Basys 3 Artix-7 FPGA using Verilog and a little VHDL.

Report & Explanation

See report.pdf for further information.

Source

See src in Vivado.

Release Binaries

Contributors