Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Enable Modules to be run in SystemVerilog simulators #44

Open
mkorbel1 opened this issue Jan 23, 2025 · 0 comments
Open

Enable Modules to be run in SystemVerilog simulators #44

mkorbel1 opened this issue Jan 23, 2025 · 0 comments
Labels
enhancement New feature or request

Comments

@mkorbel1
Copy link
Contributor

Motivation

It might be desirable to run a ROHD test/testbench on a ROHD module in a SystemVerilog simulator. For example, perhaps a very large module running a long-running test could run faster in another SystemVerilog simulator than in the ROHD simulator (e.g. Verilator is multithreaded).

Desired solution

Add some simple automation that can be applied to a Module so that it can be run in Cosim, including generation of the SystemVerilog for that module and wrapping, so that it is as seamless as possible.

Alternatives considered

No response

Additional details

No response

@mkorbel1 mkorbel1 added the enhancement New feature or request label Jan 23, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

No branches or pull requests

1 participant