You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
On page 18 (Rev1.1) of the TD1204 EVB User Guide it is stated that pin 5 (GP0) and pin 7 (GP1) on the break-out header can be used as General Purpose Low-Power Digital I/O, while in fact the pins they connect to on the TD1204 are reserved.
These pins are connected internally to the RF chip and are not addressable from the MCU directly.
Their purpose is to control some RF-related functions, such as an external LNA or PA, and should be considered as reserved except in these very particular cases.
On page 18 (Rev1.1) of the TD1204 EVB User Guide it is stated that pin 5 (GP0) and pin 7 (GP1) on the break-out header can be used as General Purpose Low-Power Digital I/O, while in fact the pins they connect to on the TD1204 are reserved.
http://community.td-next.com/viewtopic.php?f=6&t=45&view=unread#unread
Kind regards,
Giovanni.
The text was updated successfully, but these errors were encountered: