Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

# The task call part in veriloggen library is not generated correctly #60

Open
Hikakkun opened this issue Jan 24, 2024 · 0 comments
Open

Comments

@Hikakkun
Copy link

Hikakkun commented Jan 24, 2024

When you run the following, the task call part is not generated as expected

import veriloggen as vg

module = vg.Module("task_module")

clk = module.Input("CLK")
a = module.Input("a")
init_task = vg.Task("init")
init_task.Input("a")
init_task.Body()

module.add_task(init_task)
module.Always(vg.Posedge(clk))(
    init_task.call(a)
)

print(module.to_verilog())
module task_module
(
  input CLK,
  input a
);


  task init;
    input a;
    begin
    end
  endtask


  always @(posedge CLK) begin
    inita //init(a); is expected
  end


endmodule

my environment

  - python==3.12
  - pip==23.2.1
  - pip:
      - jinja2==3.1.2
      - markupsafe==2.1.3
      - numpy==1.26.2
      - ply==3.11
      - pyverilog==1.3.0
      - veriloggen==2.3.0
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant